FEM Assembles DCM Data Packet

FIFO

Header

(Counters,

IDs)

Serial to

Parallel

Trailer

(Parity Bits)

User Block

Check DMU

Parity

Serial Data

From DMUs

Glink To

DCM

40

40

16

20

FPGA(s)

Previous slide

Next slide

Back to first slide

View graphic version