Heap Manager Receives Timing and Control Input
Mode bits are interpreted and used to modify system state
LVL1 Accept is received and distributed with programmable delay of 1 beam clock increments
LVL1 Accept causes reading of DMUs
ENDAT0 causes transmission to DCM