Formatting the DCM Data Requires At Least 14 ms After LVL1 Accept

• Each DMU serial data stream contains 52 bits, requiring 5.6 ms to clock data into serial-to-parallel convertor at beam clock

• The DCM output packet contains 136 words, requiring 7.3 ms at 2X beam clock to fill FIFO

• This is well below the 32 ms limit for LVL1 Accept to ENDAT0

Previous slide

Next slide

Back to first slide

View graphic version