ROCs: Analog Processing Chain - Variable Delay - cont.

• Specification

  • 50ns dynamic range total (25ns w/i input cable)
  • 4ns resolution
  • 1ns precision

• Staged implementation

  • CPLD portion simulated
  • Full circuit to be tested on 8-channel prototype

Previous slide

Next slide

Back to first slide

View graphic version