Voltage Data From the Discriminators Are Formatted and Sent to LVL1 Trigger

• FPGA formats LVL1 Trigger packet and transmits over 6X Glink

• The 6X beam clock will be generated on the FPGA - to be provided by Ames Laboratory

• Align bit is placed in outgoing packet

Previous slide

Next slide

Back to first slide

View graphic version