Mods to Latch Reset

• Reset only when data present (no dead time)

  • 84 ns ? 96 ns

• Serially select twin (1 or 2 clock ticks)

  • 96 ns ? 202 ns

• Implemented and successfully tested on 8-channel ROC prototype (FPGA code change)

Previous slide

Next slide

Back to first slide

View graphic version