Multiplexer Designs

• The LVL1 MUX is straight digital logic design.

• Standard cell design can be used for this function.

• The analog A-MUX is the same as PADS A-MUX but with simpler source follower output buffer.

Previous slide

Next slide

Back to first slide

View graphic version