Variable Delay with Switches

1

2

4

8

Input

D0

D1

D2

D3

Output

Bias

Previous slide

Next slide

Back to first slide

View graphic version