

# Phase-I FELIX Design Review

*hardware development*

**Kai Chen**



**On behalf of the FELIX group**

FELIX Design Review

November 11, 2016



- 1 FELIX Hardware
- 2 Prototype design of the FELIX I/O module
- 3 Summary



SuperMicro X10SRA-F used for development

- Server Linux PC
- Up to two PCIe interface cards with Xilinx Ultrascale FPGA, depending on bandwidth needed (for two cards: using  $2 \times$  PCIe slots Gen3  $\times 8$  lanes, leaving enough lanes for the NIC(s))
- NIC, 40 or 100 Gb/s Ethernet interfacing or InfiniBand



- Broadwell CPU, e.g. E5-1650V4, 3.6 GHz
- PCIe Gen3 slots




Mellanox ConnectX-3 VPI

- $2 \times$  FDR/QDR Infiniband
- $2 \times$  10/40 GbE

- FLX-709: Xilinx VC-709 evaluation board
  - 4 channels
  - on-board jitter cleaner doesn't meet requirements
    - \* SI5324 doesn't support 0-delay mode
- FLX-710: Hitech Global HTG-710 evaluation board
  - 24 channels
  - only support using on-board oscillator
- TTCfx card is designed to interface TTC system and clean the clock
  - FLX-709: TTCfx outputs clean clock to transceivers: via SMA cable
  - FLX-710: the hardware must be changed
- These boards can be used to develop the FELIX functions when custom boards are not yet available
  - FLX-709: targets detector and trigger system test setups
  - FLX-710: development without interfacing TTC system (mostly for software development nowadays)









- A PCIe card was designed for LAr LTDB (LAr Trigger Digitizer Board) test setup at BNL

- Basic functions:
  - PCIe Gen 3  $\times 16$  lane
  - 48 bidirectional optical links up to 14 Gb/s
  - 2 $\times$  DDR4 SODIMM connectors support: capacity up to 16 GB & 2.1 GT/s
  - with circuits to interface TTC system; with on-board jitter cleaner
  - FPGA resources (logic cells) are about twice of the FLX-709 or FLX-710
- Meets the FELIX requirements. A new function is added for FELIX:
  - micro-controller to support FPGA reprogramming, and firmware update
  - important for detector operation & maintenance
- It is the baseline choice of Phase-I FELIX prototype




Device	SI5338	SI5345	SI5341
Jitter (ps)	8.58	0.09	6.39
Device	CDCM6208	LMK03200	LMK03033
Jitter (ps)	2.06	5.91	2.74
Device	CDCE62005		
Jitter (ps)	8.61		

The jitter from 10 kHz to 1 MHz



- This survey was originally done to choose a clock device for a FrontEnd board. It also provided input for the selection of jitter cleaner for FELIX.
- SI5345 showed the best performance.
  - it supports 0-delay mode.
  - 10 outputs.
  - meets requirement for transceivers in both of 7 series FPGA and Ultrascale FPGA.

# Clock distribution for the FLX-711 V1P5




- LMK03200 is a backup for SI5345. Both of them support 0-delay mode.
- Each bank can use the reference clock from both of Si5345 & LMK03200.

# Power supply for the FLX-711 V1P5


Three stages of power on sequence.

LTM4630A: 18/36A, in: 4.5-15, out: 0.6-5.3  
 LTM4630: 18/36A, in: 4.5-15, out: 0.6-1.8  
 LTM4620A: 13/26A, in: 4.5-16, out: 0.6-5.3



- Will use LTM4630A for all the 5 × DC-DC power modules.
  - same price.
  - pin compatible.
  - new generation.
- Worst case power dissipation:
  - FPGA: about 37 W.
  - others: about 27 W.


# The use of I2C switch



Dev	Addr
PCA9546	1110000
MiniPODs	01100XX & 01011XX
SI53154	1101011
ADN2814	1000000
SI5345	11010XX
LTC2991	100100X
TCA6408	0100000
ATMEGA	XXXXXXXX
PEX8732	0111000


- The use of I2C switches eases the design of firmware and software (compatibility with flx-i2c). One firmware module can handle all I2C slaves.
- Reduce the use of level translator.

# The use of micro-controller





- The flash can store 4 different bit files. It is selected by software via the micro-controller. A golden version can be saved in one of them.
- The software can reprogram the FPGA via micro-controller.
- The FPGA firmware can receive bit file from software via PCIe interface, and update the chosen flash partition.

- *This design is originally from C-RORC (ATLAS RobinNP) board.*
- The program running in the micro-controller and script to control the FPGA programming are modified from the design by Heiko Engel of ALICE group.
- The flash programming via PCIe is being tested.



- The layout is complicated:
  - board thickness (1.57 mm) limits the number of layers.
  - board height requirement causes the traces to be very dense.
  - special impedance requirement for DDR4.
- Two kinds of blind vias are used. 3 sequential laminations are needed when producing the PCB.
  - one (layer 1-6) is for the MiniPODs.
  - one (layer 1-12) is for DDR4 traces.







- Form factor of the card:
  - thickness: 1.57mm (62 mils).
  - height: 111.15 mm (4.376 inches)
  - length: 312.00 mm (12.283 inches)
- The stiffener bar for this long board.
  - designed by Nikhef
  - machined at BNL.
  - will be glued on the board.







- The front panel:
  - TTC fiber
  - LEMO connector for BUSY signal.
  - two MTP couplers, in each:
    - \* 24 Tx channels
    - \* 24 Rx channels




- Two harnesses are ordered, each has  $4 \times 12$ -channel fibers with different lengths.

## Minor changes from V1P0 to V1P5

- Some improvements are made to the first version board, after the testing of V1P0.
  - Mapping of the 48 transceivers:
    - \* make sure the transmitter and receiver in each transceiver has same sequence number in the Tx and Rx MiniPOD
    - \* make sure the 4 transceivers in each quad are connected to the same sub-group (channel 1-4, 5-8 or 9-12) in one MiniPOD.
  - Simplify the clock distribution design, SI5345 is used to replace the SI5338.
  - Power sensing of the DC-DC modules are used, to provide accurate VCCINT, MGTAVCC, MGTAVTT to the FPGA.
  - I2C switches are used.
- Bug fixes
  - Current capacity of the 1.8V power for the PCIe switch PEX8732.
  - Use dedicated clock pins for the DDR system clock.
  - Switch is added between flash and FPGA, since the special FPGA bank 0 is unusable by firmware. These pins will be connected to other bank, when we update the bit file in flash.
  - PCIe lane bit order in each quad.

# Test results of FLX-711 prototype




Properties	
Name:	MIG_1
MIG status:	CAL PASS
MicroBlaze status:	PASS
DQS gate status:	RUNNING
Message:	No errors detected during calibration.

Status	
Calibration Stage	Status
1 - DQS Gate	PASS
2 - DQS Gate Sanity Check	PASS
3 - Write Leveling	PASS
4 - Read Per-Bit Deskew	PASS
5 - Read Per-Bit DBI Deskew	SKIP
6 - Read DQS Centering (Simple)	PASS
7 - Read Sanity Check	PASS
8 - Write DQS to DQ Deskew	PASS
9 - Write DQS to DM/DBI Deskew	PASS
10 - Write DQS to DQ (Simple)	PASS
11 - Write DQS to DM/DBI (Simple)	PASS
12 - Read DQS Centering DBI (Simple)	SKIP
13 - Write Latency Calibration	PASS
14 - Write Read Sanity Check 0	PASS
15 - Read DQS Centering (Complex)	PASS
16 - Write Read Sanity Check 1	PASS
17 - Read VREF Training	SKIP
18 - Write Read Sanity Check 2	SKIP
19 - Write DQS to DQ (Complex)	PASS
20 - Write DQS to DM/DBI (Complex)	SKIP
21 - Write Read Sanity Check 3	PASS
22 - Write VREF Training	SKIP
23 - Write Read Sanity Check 4	SKIP
24 - Read DQS Centering Multi Rank Adjustment	SKIP
25 - Write Read Sanity Check 5	SKIP
26 - Multi Rank Adjustment and Checks	SKIP
27 - Write Read Sanity Check 6	SKIP

- The two DDR4 modules work well at a speed of 2.11 GT/s.
  - calibration is OK.
  - passed the 100 times of write and read checking.

```
82:00:0 PCI bridge: PLX Technology, Inc. PEX 8732 32-lane, 8-Port PCI Express Gen 3 (8.0 GT/s) Switch (rev ca)
83:08:0 PCI bridge: PLX Technology, Inc. PEX 8732 32-lane, 8-Port PCI Express Gen 3 (8.0 GT/s) Switch (rev ca)
83:09:0 PCI bridge: PLX Technology, Inc. PEX 8732 32-lane, 8-Port PCI Express Gen 3 (8.0 GT/s) Switch (rev ca)
84:00:0 Communication controller: Xilinx Corporation Device 7038
85:00:0 Communication controller: Xilinx Corporation Device 7039
```



```
[franss@argos build]$ ./flx-throughput -d 1 -b 100000
Blocks read: 12400000
Blocks rate: 6185536.165939 blocks/s
DMA Read: 5.898987 GiB/s

[franss@argos build]$ ./flx-throughput -b 100000
Blocks read: 12400000
Blocks rate: 6185905.186155 blocks/s
DMA Read: 5.899339 GiB/s

Blocks read: 12400000
Blocks rate: 6183939.807421 blocks/s
DMA Read: 5.897465 GiB/s

Blocks read: 12400000
Blocks rate: 6185336.614234 blocks/s
DMA Read: 5.898797 GiB/s

Blocks read: 12400000
Blocks rate: 6184295.636766 blocks/s
DMA Read: 5.897804 GiB/s

Blocks read: 12400000
Blocks rate: 6185449.312970 blocks/s
DMA Read: 5.898282 GiB/s

Blocks read: 12400000
Blocks rate: 6184098.089583 blocks/s
DMA Read: 5.897616 GiB/s

Blocks read: 12400000
Blocks rate: 6185390.978649 blocks/s
DMA Read: 5.898849 GiB/s

Blocks read: 12400000
Blocks rate: 6184691.823969 blocks/s
DMA Read: 5.898182 GiB/s
```


- Two Xilinx PCIe endpoints are found by *lspci*.
- Reading of the two PCIe endpoints is done in parallel. In this example the firmware sends simple counter data.
- **Total throughput is about 101.7 Gb/s.**

Vivado 2016.2

Hardware Manager - locahot/xilinx\_tcf/xilinx00001292bec301

Serial I/O Analyzer



Name	TX	RX	Status	Bits	Errors	BER	IBERT Reset	TX Pattern	RX Pattern	TX Pre
Ungrouped Links (0)										
Found Links (48)										
Found 0	MGT_X0Y8/TX	MGT_X0Y8/RX	12 797 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 1	MGT_X0Y9/TX	MGT_X0Y9/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 2	MGT_X0Y10/TX	MGT_X0Y10/RX	12 797 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 3	MGT_X0Y11/TX	MGT_X0Y11/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 4	MGT_X0Y12/TX	MGT_X0Y12/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 5	MGT_X0Y13/TX	MGT_X0Y13/RX	12 796 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 6	MGT_X0Y14/TX	MGT_X0Y14/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 7	MGT_X0Y15/TX	MGT_X0Y15/RX	12 796 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 8	MGT_X0Y16/TX	MGT_X0Y16/RX	12 807 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 9	MGT_X0Y17/TX	MGT_X0Y17/RX	12 796 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 10	MGT_X0Y18/TX	MGT_X0Y18/RX	12 797 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 11	MGT_X0Y19/TX	MGT_X0Y19/RX	12 797 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 12	MGT_X0Y20/TX	MGT_X0Y20/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 13	MGT_X0Y21/TX	MGT_X0Y21/RX	12 797 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 14	MGT_X0Y22/TX	MGT_X0Y22/RX	12 797 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 15	MGT_X0Y23/TX	MGT_X0Y23/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 16	MGT_X0Y24/TX	MGT_X0Y24/RX	12 799 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 17	MGT_X0Y25/TX	MGT_X0Y25/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 18	MGT_X0Y26/TX	MGT_X0Y26/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 19	MGT_X0Y27/TX	MGT_X0Y27/RX	12 797 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 20	MGT_X0Y28/TX	MGT_X0Y28/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 21	MGT_X0Y29/TX	MGT_X0Y29/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 22	MGT_X0Y30/TX	MGT_X0Y30/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 23	MGT_X0Y31/TX	MGT_X0Y31/RX	12 796 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 24	MGT_X1Y16/TX	MGT_X1Y16/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 25	MGT_X1Y17/TX	MGT_X1Y17/RX	12 796 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 26	MGT_X1Y18/TX	MGT_X1Y18/RX	12 796 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 27	MGT_X1Y19/TX	MGT_X1Y19/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 28	MGT_X1Y20/TX	MGT_X1Y20/RX	12 806 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 29	MGT_X1Y21/TX	MGT_X1Y21/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 30	MGT_X1Y22/TX	MGT_X1Y22/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 31	MGT_X1Y23/TX	MGT_X1Y23/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 32	MGT_X1Y24/TX	MGT_X1Y24/RX	12 806 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 33	MGT_X1Y25/TX	MGT_X1Y25/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 34	MGT_X1Y26/TX	MGT_X1Y26/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 35	MGT_X1Y27/TX	MGT_X1Y27/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 36	MGT_X1Y28/TX	MGT_X1Y28/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 37	MGT_X1Y29/TX	MGT_X1Y29/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 38	MGT_X1Y30/TX	MGT_X1Y30/RX	12 806 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 39	MGT_X1Y31/TX	MGT_X1Y31/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 40	MGT_X1Y32/TX	MGT_X1Y32/RX	12 803 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 41	MGT_X1Y33/TX	MGT_X1Y33/RX	12 801 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 42	MGT_X1Y34/TX	MGT_X1Y34/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 43	MGT_X1Y35/TX	MGT_X1Y35/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 44	MGT_X1Y36/TX	MGT_X1Y36/RX	12 804 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 45	MGT_X1Y37/TX	MGT_X1Y37/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 46	MGT_X1Y38/TX	MGT_X1Y38/RX	12 800 Gbps	1.021E15	0E0	9.79E-16	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB
Found 47	MGT_X1Y39/TX	MGT_X1Y39/RX	12 803 Gbps	9.529E14	4.69E2	4.922E-13	Reset	PRBS 31-bit	PRBS 31-bit	0.00 dB



- IBERT testing is done for all the 48 links at 12.8 Gb/s.
  - BER < 1E-15.
  - the last link: RX\_P pin on FPGA side is open due to assembly issue.
  - local clock & LMK03200 are used. TTC clock will be used when SI5345 configuration is ready.
- The typical eye diagram is shown above: open area is 5312.

## Other testing

- Firmware version control:
  - the software can configure the FPGA to load firmware from 1 of the 4 bit files in Flash, via the communication with micro-controller.
- Power dissipation:
  - current for  $48 \times 12.8$  Gb/s IBERT project: VCCINT needs about 9A, MGTAVCC is 10A, MGTAVTT is 5A.
  - project with  $4 \times$  GBT links, and  $2 \times$  PCIe cores: VCCINT is 3A, MGTAVCC is 3A, MGTAVTT is 1A, 0.9V for PEX8732 is about 5A.
  - *Summary: the power consumption is very close to the analysis done before board design. The whole board will dissipate <64W in the worst case.*
- Cooling:
  - for the 48 channel 12.8 Gb/s IBERT project, the FPGA inside temperature is about 63.7 degree.
  - for the IBERT project with 4.8 Gb/s. The temperature inside FPGA is about 53 degree, the outside temperature is about 38 degree.
  - the FPGA will use a fansink, we don't expect MiniPOD (<2W each) will need a heat sink, the air flow in 2U server should be sufficient.
  - *One day's running with 12.8 Gb/s links shows no evident problem is related to overheating.*
  - the flx-tools will support monitoring temperature of FPGA, MiniPODs and PEX8732.



- Now: bank 224-227 are used for PCIe. This creates congestion in the placement of the logic around that area. The data crossing SLR (Super Logic Region) boundary will increase timing violation.

- Next version: bank 226/227, and 229/230 or 231/232. A complete study will be done to compare these options. If all will work well, the one easier for PCB routing will be chosen.

## Other changes

---

- Remove the DDR4 modules:
  - the PCB routing will be much easier.
  - no blind via will be used, to minimize sequential lamination.
  - board will be shorter. Space will be available for the integration with TTC PON, or white rabbit modules.



- FELIX prototype development is progressing well.
  - the v1p0 board has been tested extensively and used in the FELIX integration test.
  - the v1p5 board testing is ongoing.
  - good progress after the issue with power chips assembly was resolved.
  - the DDR4, PCIe, transceivers and flash programming have been tested.
  - more boards will be assembled & tested in the coming month, then distributed to FELIX development institutes.
- FELIX pre-production design will be launched soon.
  - major improvements have been identified.
  - new features will be incorporated based on prototype V1P5 test results.
  - board is expected to be available in second half of 2017.