

MAPS Readout Electronics

Cesar Da Silva, Andi Klein, Xuan Li, Sanghoon
Lim, Ming Liu, Mike McCumber, Pat McGaughey,
Mark Prokop

Los Alamos National Laboratory

LDRD DR Feasibility Review 12/5/16

Participants and Expertise

LANL P-25 (Physics), AOT (EE) Groups

Expertise gained from \$5M PHENIX FVTX project + others:

- Si pixel sensors and custom ASIC readout

- Analog / digital electronics design and layout

- High speed differential and fiber optic data transmission

- Use of modern FPGAs from Xilinx, Actel

- FPGA programming with Verilog and VHDL

- Custom high density interconnects (FPC)

- Event building and formatting

Have joined ALICE collaboration as associate member

With expert help from BNL, LBNL, MIT, UNM, UT Austin

Outline

ALPIDE monolithic Si pixel sensor
(ALICE Pixel Detector)

MAPS readout:

General design

Readout Unit


Radiation hard design and fiber optic

Common Readout Unit

Development board

Test bench

Expected data rates




Summary

5 meter cable





ALPIDE Monolithic Pixel Technology

CMOS Pixel Sensor using TowerJazz 0.18μm CMOS Imaging Process



- ▶ High-resistivity ($> 1\text{k}\Omega\text{ cm}$) p-type epitaxial layer (18μm to 30μm) on p-type substrate
- ▶ Small n-well diode (2 μm diameter), ~100 times smaller than pixel => low capacitance
- ▶ Application of (moderate) reverse bias voltage to substrate (contact from the top) can be used to increase depletion zone around NWELL collection diode
- ▶ Deep PWELL shields NWELL of PMOS transistors to allow for full CMOS circuitry within active area

ALPIDE Operation




Front-end acts as delay line

- Sensor and front-end continuously active
- Upon particle hit front-end forms a pulse with $\sim 1\text{-}2\mu\text{s}$ peaking time
- Threshold is applied to form binary pulse
- Hit is latched into a (3-bit) memory if strobe is applied during binary pulse

ultra low-power front-end circuit
40nW / pixel

MAPS chip

Single Chip High Speed Readout



15x30mm
active area


Have one MAPS chip and slow readout working at LANL,
more on the way

MAPS Readout Description

Staves


Detector Half Barrel
3 Half Layers

Passive electrical (copper) links,
up to 1.2 Gb/s (data and control
@ 40 Mb/s)



5 meter cable


Each Readout Unit is
connected to one stave



GBT
optical




One way, passive optical
splitting, no busy back

x 24



x 48


Identical Readout Units
(RU) cover the full ITS




Common Readout Unit & O2

MAPS Electronics

ALICE readout path




Plan B: sPHENIX readout path (held only as contingency)



Stave Readout

9 fully independent Alpipe chips per Stave



Continuous readout →


Stave

Inner layers (0, 1, 2) staves:



Medium Risk - Staves available in Summer, 2017

ALICE Readout Unit Logic



To Stave







Figure 9 –Readout Electronics main functions.

ALICE Readout Units



6U VME readout card



Readout Unit Prototype Version 0a ("RUv0a")

General Purpose
SFP (GBT_FPGA)

SamTec Firefly
Connectors

FMC Connector

External
Reference Clocks

6U
VME card


Kintex-7 FPGA

Power Board
Connections

PowerBoard
SCA Connector

USB Interface



Board Power



Low risk, currently being tested by ALICE

Expect version '0' readout unit at LANL in spring, 2017


CERN Versatile Link – Bidirectional Fiberoptic



Long fiber run from Hall to Rack Room
over custom CERN optical link

Fiber optic transceiver daughterboard for readout unit

GBT FMC Mezzanine (“GBTxFMC”)



Low risk, tested and operational
order for LANL in process


ALICE Common Readout Units

PCI express card



(a) PCIe40.

Avago optical engines



(b) PCIe40 Schematic.

Will be used by several ALICE and sPHENIX subsystems

Each CRU reads out two Readout units, sends slow controls, trigger back



CRU cards reside in CPU chassis

Medium risk, CRU still in development at LHCb experiment


Expected at LANL in summer, 2017

Data Stream Reformating

Traditional sPHENIX Frame sPHENIX MAPS Common Readout Frame



Reformat options:
FPGA or CPU...



(a) PCIe40.


ALICE Format Data

Transport Headers
and Trailers

Medium risk – mainly an FPGA programming effort,
plus integration of clock, trigger, busy

Commercial Altera Development board for Common Readout Unit Prototyping and Programming

Figure 1-2: Overview of the Development Board Features





Risk reduction – Allows FPGA code development with same FPGA, fiber optic and PCI-x readout. Ordered

Alice Test Bench


9-Chip Module High Speed Readout

Test Bench: MOSAIC Card



Risk reduction – provides high speed readout of stave now

Au+Au Relative Bandwidth



ALICE ITS IB is physical signal dominated

Event multiplicity reduction: $\text{RHIC} / \text{LHC} = 7000 / 20000 = 0.35$

Collision rate increase: $\text{RHIC} / \text{LHC} = 200 \text{ kHz} / 150 \text{ kHz} = 1.33$


Continuous Stave-to-ROU link is ~50% bandwidth of ALICE ITS IB

Trigger rate reduction: $\text{RHIC} / \text{LHC} = 15 \text{ kHz} / 50 \text{ kHz} = 0.30$

Triggered ROU-to-CRU link is only ~15% bandwidth of ALICE ITS IB

Risk reduction – Easily manageable data rates

Schedule



Summary

Use all of existing MAPS readout infrastructure!

Reprogram Common Readout Unit for sPHENIX

Add sPHENIX trigger and clock

Add sPHENIX data formatting

 New FPGA coding

Have formed a large team of experts

Are now associate members of ALICE

Have access to ALICE hardware and collaborators

Low to medium risk with many paths to risk reduction