<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet type="text/xsl" href="file:///C:/Cadence/SPB_17.2/share/pcb/consmgr/VDD/report/treeview.xsl"?>
<ConstraintDifferenceReport Path="file:///C:/Cadence/SPB_17.2/share/pcb/consmgr/VDD/report/rc" Status="no-change" Type="Constraint Difference Report">

  <RptSummary Col1="Layout" Col2="Schematic">
    <Entry Name="Report time">Thu May 18 17:18:02 2017
</Entry>
    <Entry Name="Software version">17.2 (P019)</Entry>
    <Entry Name="Layout">O:\ITS_UPGRADE\Cadence17-2\ALPIDE_PWR_Extension_V1-2\worklib\top\physical\alpide_PWR_Extension_V1-2_board1.brd</Entry>
    <Entry Name="Schematic">O:\ITS_UPGRADE\Cadence17-2\ALPIDE_PWR_Extension_V1-2\worklib\top\packaged\pstcmdb.dat</Entry>
    <Entry Name="Baseline File">C:\Users\ajunique\AppData\Local\Temp\#Taaaaae09080.tmp</Entry>
    <Entry Name="Destination design updated">Yes</Entry>
    <Entry Name="Update Mode">Diff3</Entry>
    <Entry Name="Constraint Information">Electrical, NetClasses, Properties</Entry>
  </RptSummary>

  <Tree>
    <Item Filter="0x1" Name="Summary" Ref="main-summary"/>
  </Tree>

  <Summaries>
    <MainSummary ID="main-summary"/>
  </Summaries>

  <Layers>
    <Layer Name="TOP" Type="Conductor"/>
    <Layer Name="BOTTOM" Type="Conductor"/>
  </Layers>

  <GenericLayers>
    <Layer Name="Conductor"/>
  </GenericLayers>

</ConstraintDifferenceReport>
