MVTX Stave Production Readiness

Ming Liu LANL 10/12/2018 sPHENIX PMG Meeting

MVTX Detector



MVTX RUS	PIIs & oth	er service
$\mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} \mathbf{W} $		

Active area (cm²)

Number of staves

Number of pixel chips

INTT-MVTX Conflict: a Resolution



ALICE IB Patch-Panel 3-D Model
All connectors are located
at the same Z position
One can move some connectors
out in Z to reduce "R"

- Longer power cables!- HS FPC untouched!



connectors, cooling barbs, etc.

9 sensors



Flexible Printed Circuit (FPC) for 9 HS Signals, CLK, CTRL

IB-STAVE-SOG3

IB_STAVE_storage_plate

ALICE IB Stave



Flexible power extension PCB

- DVDD, AVDD and Bias V.
- Soldered to FPC
- To be modified for sPHENIX

IB FPC Layout

From Antonello Di Mauro

ALICE ITS Upgrade





FPC Extension for Connection to Electrical Services

From Antonello Di Mauro

ALICE ITS Upgrade



The connection to the service cables is achieved by a double FPC extension which is soldered to the HIC



FPC Extension for Connection to Electrical Services

From Antonello Di Mauro

ALICE ITS Upgrade



2-layer flex, PI: 50 μm, Cu: 35 μm, solder mask: 20 μm





The two flexes are connected together, AVDD is transferred from top to bottom



The PWR extension is connected to the FPC by iron soldering and wings are cut.



Two HICs Produced and Tested at CERN w/ Extended Power Cables NO noticeable difference in sensor performance, as expected



Test Stave/HIC with extended power PCB

- Built and tested two HICs at CERN in the week of 9/17
 - No change in sensor performance (noise, threshold) observed, as expected;





More details presented by Dr. Sho Uemura at last Friday's sPHENIX general meeting 9/23/2018

Followed identical ALICE IB QA test procedure, with a 8m SamTec cable!

HICs Test Results from CERN

- Threshold and noise (from charge injection turn-on curve) are indistinguishable
- Other tests also see no change: supply currents, high-speed data transmission



Noise level: ~4 e's; Threshold: ~180e's; MIP: ~1000 e's MG Meeting hip-0

Before: 2 ALICE IB HICs

• 15 cm:

After: same ALICE HICs, replaced power FPCs top 40 cm, bottom 60 cm:

MVTX middle layer – power extension cable assembly including the reduced ID & OD patch-panel

From Walt Sondheim



Power PCB cost: Unit price ~ Cable length

Components: ~\$40/pair Assembly: ~\$2K



PCB Fabrication Quotation

Quote Number: Quote Date: 157999-77502

4/5/2018

Roger's / FR4 All Roger's Metal

Backed Boards HDI - Blind Via Boards Heavy Copper Boards

Copper Filled Vias Stacked Vias **Certifications** UL 94V-0 Mil. Spec. 31032 ISO 9001 AS9100 ITAR Registered

good bace.

Design • 24 Hour Turn Fabrication • Assembly

Company: Part Number: Dwg Rev: File Name:	LOS ALAMOS NATIONAL LABS EXTENSION_V1-2 A/W Rev: 1.PDF			Cust ID: Customer Name: E-mail Address: Business #: Fax #:	ALEX TKATCHEV atkatchev@lanl.gov 505-667-9437	
Board Quantity	Delivery	Unit Price	Test	Tooling	Total	
10	10 Day Turn	\$150.89	\$250.00	\$200.00	\$1,958.90	Specialities
50	10 Day Turn	\$61.27	\$250.00	\$200.00	\$3,513.50	,
100	15 Day Turn	\$56.40	\$250.00	\$200.00	\$6,090.00	Flex
						Rigid-Flex

15cm Flex PCB (ALICE): \$61/pair

Layers: 2	Gold Tips:	None
Material Type FLEX	Board Finish:	ENIG
Board Thickness: 0.007	Controlled Impedance:	No
Board Size: 2.346 × 5.905	Controlled Dielectrics:	Yes
Rout Type: ROUT INDIVIDUALLY	Plated Edges:	
Array Size: x	Milled Areas:	
Boards perArray:	Counter Sinks:	
Min T/W Min A/G	Counter Bores:	
Outer Layers: 0.0050 0.0050	Extra Mechanical Drill Steps:	
Inner Layers:	Extra Laser Drill Steps:	
Hole Count: 277	Extra Lamination Steps:	
Smallest Hole Size: 0.008	Via fill Process Steps	
Netlist:	ITAR-	NO

NO IPC CALL OUT FOR CLASS CERTIFICATION ASSUMED CLASS 2 NO GERBERS ASSUMED TRACE AND SPACE. PDF HAS WHAT APPEARS TO BE 2 PARTS LEFT AND A RIGHT ASSUMED RFQ AT 1-100PCS MEANS SETS 1-100 OF EACH. NO FINISH CALL-OUT ASSUMED ENIG.

NTER			PCB Fabrica Quotatio	ation n	Quote Num Quote Date	ber: 158167-77622 :: 4/13/2018
		Design • 24	Hour Turn Fa	brication • Asse	mbl y	
ompany: art Number: wg Rev: ile Name:	LOS ALAMOS NATIONAL L EXTENSION_V1-2 (VERSION A/W Re 1.PDF	LABS 15.750) v:		Cust ID: Customer Name E-mail Address: Business #: Fax #:	: ALEX TKA atkatchev 505-667-9	TCHEV @lanl.gov 9437
oard Quantity	Delivery	Unit Price	Test	Tooling	Total	
10 50	10 Day Turn 15 Day Turn	\$202.27 \$123.51	\$250.00 \$250.00	\$200.00 \$200.00	\$2,472.70 \$6,625.50	Specialities
100	Scheduled	\$118.00	\$250.00	\$200.00	\$12,250.00	Flex
						Rigid-Flex
						Roger's / FR4
10000			1. 642	al ·		All Roger's Metal
40CM	I FIEX PCB	(V V X	(): \$12	3/pair		Backed Boards
4001	I FIEX PCB		(): \$12	3/pair		Backed Boards HDI - Blind Via Board
4001	I FIEX PCB		(): \$12	3/pair		Backea Boaras HDI - Blind Via Board - Heavy Copper Board
4UCM	I FIEX PCB	(IVIVIX	(): \$12	3/pair		Backea Boaras HDI - Blind Via Boara Heavy Copper Board Copper Filled Vias
4UCM	nd assumptions used to gene	rate your quote:	(): \$12	None		Backed Boards HDI - Blind Via Board Heavy Copper Board Copper Filled Vias Stacked Vias
AUCT Information and Layers: Material Type Board Thicker	nd assumptions used to gene	rate your quote: Gold Tip Board Fi Controll	os: inish: led Impedance:	None ENIG No		Backed Boards HDI - Blind Via Board Heavy Copper Board Copper Filled Vias Stacked Vias Certifications
4UCCT Information au Layers: Material Type Board Thickne Board Size:	nd assumptions used to gene 2 9 FLEX 255: 0.007 2.346 × 15.750	rate your quote: Gold Tip Board Fi Controll Controll	os: inish: led Impedance: led Dielectrics:	None ENIG No Yes		HDI - Blind Via Boards HDI - Blind Via Board Heavy Copper Board Copper Filled Vias Stacked Vias Certifications UL 94V-0
4UCCT Information an Layers: Material Type Board Thickne Board Size: Rout Type:	nd assumptions used to gene 2 5 FLEX 255: 0.007 2.346 × 15.750 ROUT INDIVIDUALLY	rate your quote: Gold Tip Board Fi Controll Controll Plated E	os: inish: led Impedance: led Dielectrics: idges:	None ENIG No Yes		HDI - Blind Via Boards HDI - Blind Via Board Heavy Copper Board Copper Filled Vias Stacked Vias Certifications UL 94V-0 Mil. Spec. 31032
AUCCI Information au Layers: Material Type Board Thickne Board Size: Rout Type: Array Size: Boards perArr	nd assumptions used to gene 2 P FLEX 2555: 0.007 2.346 × 15.750 ROUT INDIVIDUALLY x	rate your quote: Gold Tip Board Fi Controll Plated E Milled A Counter	os: inish: led Impedance: led Dielectrics: Edges: vreas: Sinks:	None ENIG No Yes		HDI - Blind Via Boards HDI - Blind Via Board Copper Filled Vias Stacked Vias Certifications UL 94V-0 Mil. Spec. 31032
4UCCT Information au Layers: Material Type Board Thickne Board Size: Rout Type: Array Size: Boards perArr	nd assumptions used to gene 2 FLEX 2555: 0.007 2.346 × 15.750 ROUT INDIVIDUALLY × ay: Min 1/W Min 4/G	rate your quote: Gold Tip Board Fi Controll Plated E Milled A Counter Counter Counter	os: inish: led Impedance: led Dielectrics: Edges: treas: Sinks: Bores:	None ENIG No Yes		HDI - Blind Via Boards HDI - Blind Via Board Copper Filled Vias Stacked Vias Certifications UL 94V-0 Mil. Spec. 31032 ISO 9001
4UCCT Information au Layers: Material Type Board Thickne Board Size: Rout Type: Array Size: Boards perArri Outer Layers:	nd assumptions used to gene 2 9 FLEX 2:346 × 15.750 ROUT INDIVIDUALLY x ray: Min T/W Min A/G 0.0050 0.0050	rate your quote: Gold Tip Board Fi Controll Plated E Milled A Counter Counter Extra M	cy: \$12 inish: led Impedance: led Dielectrics: Edges: vreas: • Sinks: • Bores: echanical Drill Stee	None ENIG No Yes		Backed Boards HDI - Blind Via Board Copper Filled Vias Stacked Vias Certifications UL 94V-0 Mil. Spec. 31032 ISO 9001 AS9100
AUCCI Information and Layers: Material Type Board Thickne Board Size: Rout Type: Array Size: Boards perArr Outer Layers: Inner Layers:	nd assumptions used to gene 2 9 FLEX 255: 0.007 2.346 × 15.750 ROUT INDIVIDUALLY x ay: Min T/W Min A/G 0.0050 0.0050	rate your quote: Gold Tip Board Fi Controll Plated E Milled A Counter Extra M Extra La	A): \$12 DS: inish: led Impedance: led Dielectrics: Edges: Areas: - Sinks: - Sores: echanical Drill Steps: - Steps:	None ENIG No Yes		HDI - Blind Via Boards HDI - Blind Via Board Copper Filled Vias Stacked Vias Certifications UL 94V-0 Mil. Spec. 31032 ISO 9001 AS9100 ITAR Registered
AUCCI Information and Layers: Material Type Board Thickne Board Size: Rout Type: Array Size: Boards perArr Outer Layers: Inner Layers: Hole Count:	nd assumptions used to gene 2 5 FLEX 255: 0.007 2.346 × 15.750 ROUT INDIVIDUALLY × ay: Min T/W Min A/G 0.0050 0.0050 277	rate your quote: Gold Tip Board Fi Controll Controll Plated E Milled A Counter Counter Extra La Extra La	cs: inish: led Impedance: led Dielectrics: Edges: vreas: Sinks: Bores: echanical Drill Ste aser Drill Steps: amination Steps:	None ENIG No Yes		Backed Boards HDI - Blind Via Board Copper Filled Vias Stacked Vias Certifications UL 94V-0 Mil. Spec. 31032 ISO 9001 AS9100 ITAR Registered
AUCCI Information and Layers: Material Type Board Thickne Board Size: Rout Type: Array Size: Boards perArr Outer Layers: Inner Layers: Hole Count: Smallest Hole Notlist:	I FIEX PCB assumptions used to gene 2 FIEX ess: 0.007 2.346 × 15.750 ROUT INDIVIDUALLY x ay: Min T/W Min A/G 0.0050 277 Size: 0.008	rate your quote: Gold Tip Board Fi Controll Controll Plated E Milled A Counter Counter Extra M Extra La Via fill	cy: inish: led Impedance: led Dielectrics: Edges: vreas: - Sinks: - Bores: echanical Drill Stee aser Drill Steps: process Steps	S/pair None ENIG No Yes		HDI - Blind Via Boards HDI - Blind Via Board Copper Filled Vias Stacked Vias Certifications UL 94V-0 Mil. Spec. 31032 ISO 9001 AS9100 ITAR Registered www.cirexx.com

NO IPC CALL OUT FOR CLASS CERTIFICATION ASSUMED CLASS 2 NO GERBERS ASSUMED TRACE AND SPACE. PDF HAS WHAT APPEARS TO BE 2 PARTS LEFT AND A RIGHT ASSUMED RFQ AT 1-100PCS MEANS SETS 1-100 OF EACH. NO FINISH CALL-OUT ASSUMED ENIG.

EP 4/12 ---- COPIED FROM 157999 CHANGED BOARD LENGTH PER CUSTOMERS EMAIL

Latest CAD model patch panels;

From Walt Sondheim



Summary:

Modifications of the Power Extension PCB w.r.t. ALICE IB Design

- What to be modified:
 - Extend the Flex Power PCB length from 15cm(ALICE) to 40cm(sPHENIX)
 - Keep all noise filtering capacitors at current locations, just extend the passive copper traces.
- Risks and impacts
 - 40cm Power extension PCB production
 - OK, industry standard
 - Extra cost on materials (\$61/pair vs \$123/pair, 84+ pairs, total cost <\$20K)
 - Stave assembly (need more inputs from ALICE)
 - Wire bonding machine operation clearance?
 - Solder power PCB after the wire bonding to make a HIC?
 - Jigs modified to hold the longer flex power PCB?
 - Extra cost?
 - Shipping and storage
 - Longer support Al-plate required for shipping and handling
 - Extra cost, on-going discussion between ALICE and LBNL on modification and fabrication

Technical risks: minimal

Recommendation

BNL Director's Review: July 19-20, 2018

- Procure longer power cables, test and confirm any production issues with CERN team as soon as possible.

Sensor Irradiation Test

Findings

BNL Director's Review: July 19-20, 2018

- Irradiation of the ALPIDE sensors to the required 1 Mrad has not yet been done. Extrapolation of results of irradiations up to 500 krad imply it is likely the sensors will continue to operate satisfactorily at 1 Mrad.
- The mitigation strategy of replacing the inner two layers should the sensors only operate up to 500 krad was presented; it is to replace the inner two layers from the pool of 75% spare staves they intend to purchase.

Recently (in 9/2018) ALICE carried out irradiation test up to 2.7MRad: Sensor can still function well with high efficiency and low noise

Sensor Radiation Hardness – OK at 2.7MRad

- Continuous effort by ALICE (@NPI, Czech)
- BNL review recommendation: test sensor up to 1MRad

https://indico.cern.ch/event/758048/

Irradiated ALPIDE sensor (2700 krad) over a large range of threshold settings

has :

1) good efficiency up to threshold ~190 e (Ithr = 100 DAC units) at Vbb = - 3 V, Vcasn = 90, Vcasn2 = 102

2) fake hit rate remains orders of magnitude smaller than the requirement (<< 10^{-6})

Irradiated chip#41 (2.7Mrad) : efficiency & fake hit rate

red line - fake hit rate- sensitivity limit of ALPIDE black line - efficiency - the project goal (99%)

16

MVTX PMG Meeting No pixel was masked out for the 2.7Mrad chip.

10/11/18

sPHENIX MVTX Max. Hit and Noise Rates

From MVTX proposal

	10 ⁻⁴ noise	Hit occupancy only		Hit + noise occupancy		
	occupancy	<i>p</i> + <i>p</i> [MB/s]	Au+Au [MB/s]	<i>p</i> + <i>p</i> [MB/s]	Au+Au [MB/s]	
L0 FEM	26	29	107	55	133	
DAM	219	173	630	392	848	
MVTX	1305	1041	3781	2346	5089	

Table 2: Raw (uncompressed) data rates based on a worst-case noise occupancy of 10^{-4} , the hit occupancies of Fig. 9 at 15 kHz trigger rates, and the sum of the hit and noise.

sPHENIX MVTX targeted noise level: <10⁻⁵

Very conservative estimate

Figure 9: Average hit occupancy per event. Conservative assumptions are made regarding integration time $(10 \,\mu s)$ and cluster size (3 pixels/cluster). In addition, the pileup collisions are assumed to occur inside the MVTX acceptance ($|Z_{Vertex}| < 10 \text{ cm}$) when in fact they will be widely distributed along the beam axis. MVTX PMG Meeting

Expected B-field in the Rack Area (RU, PU Electronics)

- Low fringe field, < 50Gauss outside of HCal
- ALICE RU and PU designed to operate in 0.5T field

SamTec Cables Tested and Finalized for ITS: ~8m!

• Two cables per IB stave: 2.65m + 5.30m

HDR-203194 (Type B)

HDR-206142 (Type A)

Staves

L: 5300 mm

L: 2650 mm

Summary:

- Technically sPHENIX/MVTX staves are ready for production
- Cost being updated

Backup slides

sPHENIX/MVTX IB Stave Assembly Procedure (to be confirmed/optimized by ALICE)

- 1. Prepare sensors and FPC
- 2. Glue 9 sensors to FPC
- 3. Wire bonding 9 sensors to FPC
- 4. Solder power flex PCB to FPC
 - (or do #3 wire bonding after soldering power flex PCB?)
- 5. Glue HIC to coldplate/carbon space frame
- 6. A stave is ready for QA

New FPC metrology procedure

 Alignment issues were pointed out during HIC assembly, related to a deviation from straight line shape → more detailed metrology, mapping every 30 mm lengthwise

Objective

glue the HIC to the IB spaceframe & coldplate, such to provide HIC support, alignment, and thermal contact to the coldplate

Only minor changes wrt to EDR

ALICE ITS Upgrade

HIC / STAVE assembly

From Antonello Di Mauro

- HIC and STAVE supports for storage (final version) available
- Assembly resumed this week
- Plan to reach a production rate up to 4 HICs/ STAVES / week in the coming weeks

Actions @CERN Many thanks to CERN colleagues! Many are not shown here!

