

IB Commissioning

Magnus Mager

ITS Plenary 21/01/2019





Integration Plan

I. Half-layer test

- each layer is tested (in its own box)
- functional test
- stress-test

II. (rework of half-layer)

possible problem need to be repaired (e.g. non-working PT100)

III. Service barrel integration

- half-layer by half-layer is installed into the service barrel
- this is done with final services







Milestones

Item

Characterisation and tuning of HS link in final setup

Characterisation of supply, threshold + noise at up to 1 MHz rate

Readout of IB-HL-0, stress test

Stave calibration (voltages, thresholds, bad pixels)

Integration of DCS (ALF-FRED)

Integration into QC (plots, event display)

Integration of Trigger (LTU)

Integration of debugging and a calibration in DAQ, DCS

Installation of RU+PB to final rack in 167

Connection of full HL-0

Connection of full HL-1

Full barrel asembly

Cosmic run

People	Status	ET
Matteo, Miko, Piero	ongoing	Fe
Matteo, Miko	pending	Fe
Arild	ongoing	Fe
Miko	pending	Ma
Paolo +Ivan	ongoing	Fe
Ivan	pending	Ma
Arild	ongoing	Ma
Ivan, all	pending	
Gianluca, Arild	missing hardware	Ma
all		Fe
all		Ma
all		?
all		?





People (Proposal)



Name	(Current) main function	Percentage
Magnus Mager	Coordination, Software Architecture + Development	60%
Miljenko Šuljić	Single stave tests	80%
Matteo Lupi	Readout	80%
Arild Velure	Readout	80%
Ivan Cali	DCS/Calibration	80% (+ students)

Magnus Mager – IB Commissioning – ITS Plenary 21/01/2019





Name

Paolo Martinengo

Hartmut Hillemanns

Corrado Gargiulo

Andres Galdames Perez

Filippo Costa, Sylvain Chapeland

Joachim Schambach

Gianluca Aglieri, Piero Giubillato

Alberto Collu

Markus Keil

Magnus Mager – IB Commissioning – ITS Plenary 21/01/2019

Support

Function

DCS

CAEN PS

Cooling/Mechanics

Mechanics

DAQ

RU FW

RU hardware, 167 infrastructure

PB

DAQ-liason



Issues / Open items

Severity	ltem	People	Status
high	RU documentation	Matteo, Arild, Jo	ongoing
high	Development of tools for data consistency checking	Matteo, Miko	ongoing, pending RU documentation
med	Power board startup	Matteo, Miko, Alberto	ongoing
med	Monitoring tools	?	pending
high	Cooling PS interlock	Paolo	pending
med	Connector fixation	Corrado	ongoing
med	Logbook	02?	pending









XP

"black box" Set-up Overview IBO-HLO

new enclosure control PC (now mostly working from HL-0 in power patching counting room) black box

Magnus Mager – IB Commissioning – ITS Plenary 21/01/2019

ELMB for PT100 (DCS)



CAEN crate PB, RU







- A series of IB HICs was recently failing the qualification test in a similar manner: too many data errors on the high-speed link
- Comparison to earlier failing HICs: same pattern is present also there \bullet
- \rightarrow Started a in-depth debug and characterisation activity, including:
 - oscilloscope measurements of supply nets (at different levels)
 - oscilloscope measurements of HS-data + clock signals
- Discussions with chip designers and MOSAIC, RU firmware designers to understand: \bullet 1. Why some chips are different from others?

 - 2. What can be done on transmitting side?
 - 3. What can be done on receiving side?





Observations (more details)



- 1. A series of IB HICs show systemically higher bit error rates in the HIC qualification test
- 2. This can be mitigated by increasing their digital supply
- 3. It turns out that also other "good" HICs are affected – just at with a different offset
- 4. We seem to be quite marginally























Magnus Mager – IB Commissioning – ITS Plenary 21/01/2019

Oscipscope measurements

high-speed link

supply current (on chip decoupling)





1.2 Gbit/s link – decoding



ALICE

GOOD news: **ALPIDE** sends correct data **Decoding "by hand" always works**

Decoding "by hand" always works

Magnus Mager – IB Commissioning – ITS Plenary 21/01/2019









Magnus Mager – IB Commissioning – ITS Plenary 21/01/2019







Time wrt MOSAIC trigger [us]







Time wrt MOSAIC trigger [us]

Magnus Mager – IB Commissioning – ITS Plenary 21/01/2019



Possible mitigations (under investigation)





Magnus Mager – IB Commissioning – ITS Plenary 21/01/2019





- This effect is at least chip dependent (likely wafer or lot dependent)
 - Need to *characterise* it on all chips
- This will also depend on receiver (so far tested with MOSAIC + Oscilloscope)
 - Need to measure and tune error rate with RU
- Integration of tests in 167 ongoing





Power board

- For some PU-stave-voltage combinations, the PU reports 0 voltage and currents
- This seems to be related to an voltage drip at the input of the PU upon powering a stave
- Under investigation





<pre>\$./power_c</pre>	on . sh							
2019-01-11	13:15:10	,290 -	– Module	e Id	6:	PowerUnit	—	IN
2019-01-11	13:15:10	,291 -	- Module	e Id	6:	PowerUnit	—	IN
2019-01-11	13:15:10	,491 -	- Module	e Id	6:	PowerUnit	—	IN
2019-01-11	13:15:10	,492 -	– Module	e Id	6:	PowerUnit	_	IN
2019-01-11	13:15:10	, ,492 -	– Module	e Id	6:	PowerUnit	_	IN
2019-01-11	13:15:10	, ,492 -	– Module	e Id	6:	PowerUnit	_	IN
2019-01-11	13:15:10	, ,693 -	– Module	e Id	6:	PowerUnit	_	IN
2019-			• • •			erUnit	_	IN
2019- POV	ver is a	appl	ied to) St	av	erUnit	_	IN
2019-						erUnit	_	IN
2010	voltad	es +	- Curre	ent	Sa	are _{erUnit}	_	IN
2019- 000								
2019– 10 Grt				\mathbf{h}		erUnit		IN
2019– 10 Grt 2019– 2019–	rep	orte	d as (С		erUnit erUnit	_	IN IN
2019- 2019- 2019- 2019- 2019-01-11	rep 13:15:11	orte	d as (- Module) e Id	6:	erUnit erUnit PowerUnit	- - -	IN IN IN
2019- 2019- 2019- 2019-01-11 2019-01-11	rep 13:15:11 13:15:12	orte ,899 -	d as (- Module - Module) e Id e Id	6: 6:	erUnit erUnit PowerUnit PowerUnit	- - -	IN IN IN IN
2019- 2019- 2019- 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12	orte ,899 - ,100 -	d as (- Module - Module - Module	D e Id e Id e Id	6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit	- - - -	IN IN IN IN
2019- 2019- 2019- 2019-01-11 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12 13:15:12	orte ,899 - ,100 - ,301 -	d as (- Module - Module - Module - Module	e Id e Id e Id e Id e Id	6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit PowerUnit	- - - -	IN IN IN IN IN
2019- 2019- 2019- 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12 13:15:12 13:15:12	orte ,899 - ,100 - ,301 - ,502 -	d as (- Module - Module - Module - Module	Id Id Id Id Id Id Id Id Id Id	6: 6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit	- - - -	IN IN IN IN IN
2019- 2019- 2019- 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12 13:15:12 13:15:12 13:15:12	orte ,899 - ,100 - ,301 - ,502 - ,703 -	d as (- Module - Module - Module - Module - Module	e Id e Id e Id e Id e Id e Id e Id e Id	6: 6: 6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit	 	IN IN IN IN IN IN
2019- 2019- 2019- 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12 13:15:12 13:15:12 13:15:12 13:15:12	orte ,899 - ,100 - ,301 - ,502 - ,703 - ,904 - ,635 -	d as (- Module - Module - Module - Module - Module - Module	e Id e Id e Id e Id e Id e Id e Id e Id	6: 6: 6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit		IN IN IN IN IN IN IN
2019- 2019- 2019- 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12 13:15:12 13:15:12 13:15:12 13:15:15 13:15:15	Orte ,899 - ,100 - ,301 - ,301 - ,502 - ,703 - ,904 - ,635 -	<pre>d as (- Module - Module - Module - Module - Module - Module - Module</pre>	e Id e Id e Id e Id e Id e Id e Id e Id	6: 6: 6: 6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit		IN IN IN IN IN IN IN
2019- 2019- 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12 13:15:12 13:15:12 13:15:12 13:15:15 13:15:15	orte ,899 - ,100 - ,301 - ,301 - ,502 - ,703 - ,703 - ,635 - ,635 - ,636 -	<pre>d as (- Module - Module - Module - Module - Module - Module - Module - Module</pre>	e Id e Id e Id e Id e Id e Id e Id e Id	6: 6: 6: 6: 6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit		IN IN IN IN IN IN IN IN
2019- 2019- 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12 13:15:12 13:15:12 13:15:12 13:15:15 13:15:15 13:15:15 13:15:15	Orte ,899 - ,100 - ,301 - ,301 - ,502 - ,703 - ,703 - ,635 - ,635 - ,636 -	<pre>d as (- Module - Module - Module - Module - Module - Module - Module - Module - Module</pre>	e Id e Id e Id e Id e Id e Id e Id e Id	6: 6: 6: 6: 6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit		IN IN IN IN IN IN IN IN IN
2019- 2019- 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11 2019-01-11	rep 13:15:11 13:15:12 13:15:12 13:15:12 13:15:12 13:15:12 13:15:15 13:15:15 13:15:15 13:15:15 13:15:15	Orte ,899 - ,100 - ,301 - ,301 - ,502 - ,703 - ,703 - ,635 - ,635 - ,636 - ,636 -	 Modula 	Id	6: 6: 6: 6: 6: 6: 6: 6:	erUnit erUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit PowerUnit		IN IN IN IN IN IN IN IN IN IN

Power board LDO status IFO – Setup power for IB on module 🗸 IFO – All off IFO – Power enable status: 0000 Jais enable status: 00 IFO - Bias powering ON IFO – Analog + Digital powering on IFO – Powering module 0 IFO – Power enable status: 0001 J Bias enable status: 00 IFO – Power enable status: 0003, Bias enable status: 00 IFO – All on IFO – Power enable status: 0003 Bias enable status: 00 IFO – Power enable status: 0003 Bias enable status: 00 IFO – Power enable status: 0003 Jas enable status: 00 IFO – Power enable status: 0003 Jas enable status: 00 IFO – Power enable status: 0003 Bias enable status: 00 IFO – Power enable status: 0003 Jaias enable status: 00 IFO – Power enable status:20003, Bias enable status: 00 IFO – Power enable status: 0003 JBias enable status: 00 IFO – Power enable status: 0003 Bias enable status: 00 IFO – Power enable status: 0003 Bias enable status: 00 |FO – Power enable status: 0x0003 FO – Bias enable status: 0x00 FO - Backbias: -0.000 V, 0.0 mA ADC IFO — Module 0, avdd: 0.000 V, 0.0 mA readback - Module 0, dvdd: 0.000 V, 0.0 mA IF0







Connector holder

- New design ready
- Replaces old locking mechanism
- Needs testing
- With new cables, connection to detector is also possible without these holders (though should not be touched afterwars)





Follow-up

- Documentation:
 - Need to write RU user manual
- Logbook: •
 - Check availability of "official" ALICE logbook
- Meeting:
 - "reuse" former WP5 meeting: Wednesdays, 11 AM.



