

MVTX(INTT) Readout and Event Alignment

Yasser, Jo and Ming

sPHENIX HF TGM


Feb. 2, 2022

MVTX + INTT: 3 + 2 layers

INTT

Barrel	Center of Sensor Tangent Radius (mm)
1	-
1a (Inner)	71.88
1b (Outer)	77.32
2	-
2a (Inner)	96.80
2b (Outer)	102.62


Front View



Silicon Strips:

78um x 16mm (A)/20mm (B) INTT


MVTX




MVTX

R (mm)	min	mid	max
Layer 0	24.61	25.23	27.93
Layer 1	31.98	33.35	36.25
Layer 2	39.93	41.48	44.26

3-layer sensor barrel
- 48 staves, 432 chips



Silicon pixels:
27um x 29um



INTT: 1 RF timing resolution

- Strip sensor: AC-coupled silicon sensor
- FPHX: used successfully in FVTX/PHENIX tracker:


MVTX: $\sim 5\mu\text{s}$ event timing resolution

Collisions: $\pm 35\mu\text{s}$

TPC: $\pm 35\mu\text{s}$


MVTX: $\pm 2\mu\text{s}$

INTT: $[-20\text{ ns}, 80\text{ ns}]$



MVTX Readout, Power and Controls


MVTX hits arrival @FELIX
- (rising+strobe) uS after collisions
(dep. readout config.)



MVTX Detector Electronics consists of three parts

Sensor-Stave (9 ALPIDE chips) | **Front End**-Readout Unit | **Back End**-FELIX/DAM

ALPIDE Timing



MVTX Readout – Continuous Readout



Time frames: all programmable

- 1) Fixed Heart Beat Frame (HBF): 10~100 μ S,
 - Readout FELIX data to disk
 - Could be $N \times 12.7 \mu$ S (one RHIC cycle)
- 2) Fixed strobe frame (SF): $\sim 5 \mu$ S
 - Readout ALPIDE data to RU
 - The smallest timestamp

MVTX data package:

$\sim$ strobe-frame, could be as short as $\sim 2 \mu$ S

shorter strobe $\rightarrow$ duplicated hits/larger data volume



MVTX + INTT Event Alignment



INTT 1-RF packet $\Rightarrow$ select MVTX hits (tracking fitting)

To form (MVTX_Hits + INTT_Hits) events

sPHENIX global RF timing (RF counters) used to sync MVTX and INTT packets

- MVTX: @beginning of strobe signal
- INTT: @ a given RF CLK


RHIC cycle: 120 RF budgets: 12.7 μ S



Backup

MVTX Hits vs Strobe Length (ITS Sim)

Continuous Readout Mode (*free-running*)



Internal strobe has **programmable** duration

Periodic frames can be synchronized externally or generated internally (full camera mode)

For every frame *start*, ALPIDE produces a **data packet** with **time stamp** and (optional) payload with hits in coincidence with frame strobe

Hit data repetition can happen because of the duration of the discriminated pixel output

Event (**n**) and (**n+6**) in the sample diagram have hits repeated in two consecutive chip data packets (can be accounted for)

Decreasing frame duration *increases data throughput*

Increases hit data volume because of **double sampling pixel hits**

Increases overhead of chip **data packet headers and trailers**

Hit Rates and Data Rates

ALPIDE *particle* rate max. capabilities

Assuming 2.5 average cluster size

Matrix to Periphery hit data transfer: $\sim 50 \text{ MHz/cm}^2$

At slow frame rates. Reduces with faster frame rate

Chip output link max capacity: $\sim 6 \text{ MHz/cm}^2$ (with on-chip data reduction), $\sim 4 \text{ MHz/cm}^2$ (raw)

Table source: ALPIDE PRR

Operation in ALICE for Pb-Pb 100 kHz interaction rate

Combined Physics Simulation and
SystemC model of ALPIDE

$\sim 1.5 \text{ MHz cm}^{-2}$
(Avg. Cluster size 3.7)

$\sim 1.9 \text{ MHz cm}^{-2}$
(This sustainable also with 5 μs periodic frame)

Needs dedicated HS Link per chip

		Layer						
		0	1	2	3	4	5	6
Average fired pixels per event per sensor	Total ($\eta = 0^\circ$)	253.7 (326)	152.7 (192.6)	102.9 (127.2)	4.8 (5.8)	3.3 (4.1)	1.9 (2.3)	1.6 (1.8)
	Physics ($\eta = 0^\circ$)	152.6 (224.1)	101.1 (141.0)	71.0 (95.3)	3.0 (4.0)	2.7 (3.5)	1.4 (1.8)	1.1 (1.3)
	QED	100.6	51.0	31.4	0.3	0.1	0.0	0.0
	Noise	0.53	0.52	0.5	0.5	0.5	0.5	0.5
Average data rate per master [Mbit/s]	Avg	299.4	191.3	135.6	71.8	56.8	41.7	38.6
	($\eta = 0^\circ$)	362.5	223.3	154.2	79.7	60.7	45.8	41.2

Triggered and Continuous Readout Modes

Triggered Mode

Randomly distributed STROBE pulses of short duration $\Theta(100\text{ ns})$

Scenario: external trigger commands derived from trigger system

Busy violation trigger commands still acknowledged with Chip Empty Frame response, e.g. once MEB is full

Continuous Mode

Periodic and repeating STROBE intervals, duration 1 – 5 μs

Flush oldest event when MEB is becoming full and start new strobe interval. (Priority to latest framing interval)

Generation of STROBE

Duration programmable 50 ns $\rightarrow$ 1.6 ms (*both modes*)


Start on external commands or internal sequencer (*both modes*)

BUSY status


Triggered mode: *MEBs full or periphery FIFOs almost full*

Continuous mode: *MEBs almost full or periphery FIFOs almost full*

Data rate – PbPb @ 100kHz per Readout Unit



Data rate – PbPb @ 50kHz per Readout Unit



FPHX Chip (Analog Section)

128 channel

46, 50, 60, 67, 85, 100, 150, or 200 mV/fC


60 ns peak time (rt- pgmbl)

3—bit ADC (th-pgmbl)

Optimized to 1 to 2.5 pf input

115e + 134e/pf

~ 70 to 140 μ W/ch (dep. gain)



At max. input transistor bias of 38uA: 115e + 134e/pF

Silicon strip + readout line capacitance ~ 6pF

Predicted noise ~ 115e + 134e/pF * 6pF ~ 1,000e


Signal ~ 20,000e

Expected S/N ~ 20/1

FPHX Chip (Digital Section)

Tracking System: MVTX+INTT+TPC

Analog



Data push architecture

10 MHz beam clock (BCO)

200 MHz data clock

Zero suppressed

Output 4 hits/chip in 4 BCO's

Approx. 300 μ W/ch

Data Output