

# **Readout of the MAPS vertex** detector at sPHENIX



## Sho Uemura, Alex Tkatchev, for the sPHENIX Collaboration

#### Abstract

The MVTX detector will serve as the micro-vertex tracking detector of the sPHENIX experiment at RHIC. It is an extremely precise silicon pixel vertex detector, with excellent displaced secondary vertex detecting capabilities. The MVTX will enable key measurements of heavyflavor-tagged jets and B-mesons in heavy ion collisions. The detector is based on the latest generation of Monolithic Active Pixel Sensors (MAPS) technology, developed for the ALICE collaboration at CERN. The readout chain is comprised of three parts: a sensor stave assembly, a RU (Readout Unit) board, and a FELIX (Front End LInk eXchange) board. The stave assembly consists of 9 ALPIDE (ALice Plxel DEtector) sensor chips, which will send its data on 9 gigabit links over a FireFly cable to an RU board. The RU board consists of two FPGA's, one for reading the stave data and sending data using CERN's rad-hard GBT links over fiber to the FELIX board and a second FPGA which is used for scrubbing (SEU detection). The FELIX board consists of an FPGA that reads out the the data over the fiber link and sends its data to a 16 lane PCIe interface, placing the data to disk. We will present the R&D efforts and performance achievements for the three parts of the Readout system mentioned above.

#### **Sensors and Stave**

- In-pixel amplification, discrimination, and hit buffering
- Digital data output at 1.2 Gbps
- Integrated test and masking



![](_page_0_Picture_11.jpeg)

![](_page_0_Figure_12.jpeg)

**MVTX READOUT SYSTEM** 

- FELIX and Readout Unit are integrated: FELIX sends triggers and aggregates RU data
- MVTX is integrated into the sPHENIX DAQ: working rcdaq plugin for FELIX and online data decoding/monitoring of ALPIDE data

#### Lab R&D

- Successful readout of four Staves in internal pulsing mode, with full 15 kHz sPHENIX trigger rate and occupancy
- Successful readout of multiple Staves

![](_page_0_Picture_19.jpeg)

**Two Readout Units** 

**Four Staves** 

**One FELIX** 

### **Test Beam**

- Successful readout of four stave telescope using two RU's (Readout Units)
- Testing worst case performance of reading out 3 Staves read out by one RU and normal case performance with one stave connected to one RU.
- The telescope took an external clock and trigger, received from GTM (sPHENIX timing and trigger) and a range of threshold, shaping, and trigger latency parameters SamTec: 11.4m

![](_page_0_Figure_28.jpeg)

- ProAsic3 FPGA scrubs the main FPGA
- Optical communication using radiation-hard CERN components: GBTx ASIC, VTRx and VTTx optical transceivers
- Data readout from stave
- Stave configuration, monitoring and power control
- Trigger and busy management
- Data building and transmission

![](_page_0_Figure_35.jpeg)

- Data readout from 8 Readout Units
- Slow control and monitoring to/from sensors

![](_page_0_Picture_40.jpeg)

![](_page_0_Picture_41.jpeg)