



ALICE


# The new Inner Tracking System of the ALICE experiment

Paolo Martinengo – CERN

on behalf of the ALICE Collaboration



Chicago, 7-11 February 2017




# The new ALICE Inner Tracking System



## OUTLINE

- Motivations and Experimental Strategy
- Design Objectives and Layout
- Selected topics from the R&D
- Construction and Integration Schedule
- Conclusions




# ALICE Upgrade – From observation to precision measurement



In March 2013 a new physics programme for ALICE was approved

## Physics Goal → high-precision measurements of QGP properties


- Open HF ( charm & beauty, mesons & baryons ), Quarkonia down to zero  $p_T$ 
  - thermalisation, hadronization, recombination, temperature evolution of the QGP
- Vector mesons and low-mass di-leptons
  - chiral symmetry restoration, virtual thermal photons
- High-precision measurement of light (anti-)nuclei and hyper-nuclei
  - nucleosynthesis, exotics
- and more



ALICE Upgrade Lol  
March 2013

## Main requirements for the new Inner Tracking System:

- High tracking efficiency and resolution at low  $p_T$  (60% @ 100 MeV/c)  
Increase granularity, reduce material thickness
- Excellent secondary vertex resolution ( $\Lambda_c$   $c\tau \sim 60 \mu\text{m}$ )  
Move closer to Interaction Point (IP), new beam pipe, smaller diameter
- High-statistics, un-triggered data sample (  $>10 \text{ nb}^{-1} \text{ Pb-Pb}$  )  
Increase readout rate, reduce data size (online data reduction)



**ITS Upgrade  
TDR  
March 2014**

## 1. Improve impact parameter resolution by a factor of 3 (5) in $r\phi(z)$ @ $p_T = 500 \text{ MeV}/c$

- Get closer to IP (position of first layer): 39 mm ➡ 23 mm
- Reduce  $x/X_0$  /layer:  $\sim 1.14\%$  ➡  $\sim 0.3\%$  (for the 3 innermost layers)
- Spatial resolution: currently  $12 \mu\text{m} \times 100 \mu\text{m}$  (SPD) ➡  $5 \mu\text{m} \times 5 \mu\text{m}$

## 2. Improve tracking efficiency and $p_T$ resolution at low $p_T$

- Increase granularity:
  - 6 layers ➡ 7 layers
  - silicon pixel, drift and strip ➡ all-pixels

## 3. Exploit LHC luminosity increase ➡ fast readout

- readout Pb-Pb interactions up to 100 kHz, i.e. 2 x expected peak luminosity after LS2 (currently limited at 1kHz)

## 4. Withstand radiation load (10 years operation):

- TID:  $\sim 270 \text{ krad}$ , NIEL:  $\sim 1.7 \times 10^{12} \text{ 1MeV } n_{\text{eq}} / \text{cm}^2$

## 5. Reliability ➡ fast insertion/removal for yearly maintenance

- possibility to access faulty components during yearly shutdown  
➡ Services (power, cooling, R/O) connected only on one side


# Layout of the new ITS

7-layer barrel geometry,  
fully equipped (~24000 chips) with dedicated **MAPS**:


**ALice Pixel DEtector (ALPIDE)**

r-coverage: 23 – 400 mm

$\eta$  coverage:  $|\eta| \leq 1.3$



## Monolithic Active Pixel Sensors




Material /layer : 0.3%  $X_0$  (IB), 1%  $X_0$  (OB)

12.5 G-pixel camera  
(~10 m<sup>2</sup> active Si)  
Binary read-out




Cellular automaton → poster by Maximiliano Puccio

## Impact parameter resolution





40  $\mu\text{m}$  at  $p_T = 500 \text{ MeV}/c$

## Tracking efficiency (ITS standalone)



~60% at  $p_T = 100 \text{ MeV}/c$

## $B^\pm$ not accessible with the present ITS




Measure energy loss for b,  
 quantitative verification of  $\Delta E_c > \Delta E_b$  vs.  $p_T$



$\Lambda_c$  not accessible (in Pb-Pb) with the present ITS  
 $v_2$  measurement possible with the new one

Large improvement also for  $D^0$  &  $D_s$  signals,  
possibility to discriminate between  
thermal and coalescence hadronization  
models



ALI-PUB-80356



## Huge R&D effort started 6 years ago

- Simulation
- Pixel sensor, connectivity
- Cooling, power distribution
- Read-out chain
- Assembly tools & procedure
- Construction database
- Mechanical support (carbon fiber)
- Integration in ALICE
- and more





First prototype usually does not meet all requirements

## Pixel Sensor using TowerJazz 0.18 $\mu\text{m}$ CMOS Imaging Process



Production started Dec 2016, to be completed by Dec 2017



Pad-over-matrix


Inner Barrel: 50  $\mu\text{m}$  thick  
Outer Barrel: 100  $\mu\text{m}$  thick

## Key features:

- Dimensions: 30 mm x 15 mm
- Pixel pitch: 29  $\mu\text{m}$  x 27  $\mu\text{m}$
- Ultra-low power (entire chip):  $\sim 40 \text{ mW/cm}^2$ , (requirement  $< 100 \text{ mW/cm}^2$ ) 140 mW full chip
- Triggered acquisition (200 kHz Pb-Pb, 1 MHz pp) or continuous (progr. integration time:  $1 \mu\text{s} - \infty$ )


## High speed serial data output (HSO)

- OB: 400 Mbit/s
- IB: 600 Mbit/s or 1.2 Gbit/s



- Big operational margin with only 10 masked pixels (0.002%), fake-hit rate  $< 10^{-10}$  pixel/event (requirement  $10^{-6}$ )
- Chip-to-chip fluctuations negligible
- Non-irradiated and NIEL/TID chips show similar performance
- Sufficient operational margin after 10x lifetime NIEL dose



Availability and excellent support from test beam facilities all around the world  
**(BTF Frascati, CERN, DESY, Pohang/Korea, SLRI/Thailand)**  
 has been a key factor for the success of the development of the chip





- Chip-to-chip fluctuations negligible
- Non-irradiated and TID/NIEL chips show similar performance
- Resolution of about  $5\mu\text{m}$  at a threshold of 200 electrons
- Sufficient operational margin even after 10x lifetime NIEL dose



# Detector Barrel Staves




1500 mm length  
80 gr weight  
cooling integrated in C fiber support




# Stave Layout

## Inner Barrel




sensors thinned to 50 $\mu$ m





9 chips, stave length  $\sim$ 450 mm

## Outer Barrel



x-cables for connection  
to power bus




2x7 chips  
length 245 mm

# Hybrid Integrated Circuits (HIC) and Stave Prototypes



## Prototype series of Inner Barrel and Outer Barrel HICs Staves with pALPIDE-3

- ▶ Characterization with different modes of operation, readout rates and environmental conditions (power supply and temperature)
- ▶ Sensor performance comparable to standalone chip
- ▶ Pre-series production with ALPIDE chips starting now


INNER BARREL



X-ray ( $^{55}\text{Fe}$ ) image of IB HIC (radiography of 3 sensors)




OUTER BARREL



Outer Barrel HIC – threshold measurements



**Machines installed at production sites, training started**




ALICIA (IBS)

6 machines (+1 MFT)

(Chip probe testing & HIC assembly)

ALICIA = ALice Integrated Circuit Inspection and Assembly



Assembly table

Probe card

Chip tray



Korea-YS01 (C-On)

1 machine


(mass chip probe testing)

24000 chips needed




+

MFT & spares

# RUv0 – Readout chain with final ALPIDE verified




**ALPIDE** will be the **only** electronics component around the Interaction Point, the off-detector electronics will sit 5 m away



Eye diagram of signal propagated over 5m-long cable  
Measured BER (no errors over 14 h)  $< 1.6 \cdot 10^{-14}$

- Communication between detector (ALPIDE) and off-detector electronics via **SAMTEC firefly cables**
- Distribution of CLK and slow-control at 40MHz
- Data readout at **1.2Gb/s (IB) & 0.4Gb/s (OB)**



# Overall ITS Planning (Simplified Global View)





# Conclusions

- The new ALICE Inner Tracking System project has successfully completed the R&D phase
- All requirements have been met or even exceeded
- With the start of the production of the ALPIDE sensor a major milestone was achieved
- Production sites are equipped with custom machines for test & assembly
- Detector production will enter full swing during 2017
- The project is well on track for installation starting middle 2020



# Posters related to the upgrade

---



- #348, “Performance evaluation of Si PAD detector for the ALICE FoCal development” by Tomoko Sakamoto
- #454 “Prospects for ALICE physics with the Muon Spectrometer Upgrade and the new MFT” by Antonio Uras
- #247, “Detector Control System of the new Muon Forward Tracker at ALICE” by Kenta Shigaki
- #543 “A Cellular Automaton tracking algorithm for the Upgrade of the ITS of ALICE” by Maximiliano Puccio
- #437, “The new Fast Interaction Trigger detector for the ALICE Upgrade” by Wladyslaw Henryk Trzaska
- #442, “Forward high granularity electromagnetic calorimeter for direct photon measurements at LHC” by Hongkai Wang



## Posters related to the present detectors

---

- #171, “Performance of ALICE EMCal and DCal in Electron Identification” by Erin Frances Gauger
- #324, “Space-charge distortions in the ALICE TPC in LHC RUN 2” by Ernst Hellbar
- #474, “Calibration and Performance of EMCal and DCAL Detectors at ALICE” by Justin Thomas Blair

# SPARES

# ALICE ITS Upgrade – entirely new, all-pixel detector, after LS2



Readout rate is currently limited by TPC and ITS (SDD)


~ 1kHz for Pb-Pb

Central Barrel Tracking


- Silicon: 39 – 430 mm
- Gas (TPC, TRD): 88 – 368 cm

# ALPIDE – Technology and Pixel Layout

ALICE ITS Upgrade



- **Full-scale prototype: 1024 x 512**
  - **4 sectors** with pixels variants
  - pixel pitch: **28 $\mu$ m x 28 $\mu$ m**
  - 1 register/pixel, no final interface
- 
- **4 sectors** with pixels variants
  - Optimization of in-pixel and peripheral circuits
  - NO high-speed output link (1.2 Gbit/sec replaced by a 40Mb/s)
- 
- **8 sectors** with pixel variants, **3 registers / pixel**
  - **All final features, including 1.2 Gbit/s data serial output**



## Main changes wrt pALPIDE-3

- Full matrix with same pixel type
- time skew of global signals
- Improved protection against SEUs
- Improvement of PLL → High-speed Serial Output

Chip Final Version

# R&D on Pixel Chip to FPC Interconnection – Selective Laser Soldering

**Laser soldering:** connection of Pixel chip to flexible printed circuit



Selective laser soldering




R&D addressed:

- Geometry of the interconnection
- soldering ball, interface pad and VIA
- laser beam profile and power time profile

....  
All process main issues were solved


More time needed to bring the process to a steady single interconnection yield of ~99.99%

Remains a very promising interconnection technology for future applications







# FPC to Chip interconnection – Wire Bonding





PCB conductor  
aluminum Inner Layers  
copper outer layers



Droplets of glue (epoxy resin) dispensed on the FPC



chip pads aligned to FPC VIAs



FPC to Chip interconnection (Al wire bonding)






# Hybrid Integrated Circuits (HIC) and Stave Prototypes

ALICE ITS Upgrade




## Stave temperature measurements while powering on stave in two steps

- 1) Power on (with CLK):  $\sim 80$  mW digital + 20 mW analogue / chip
- 2) Activation of high-speed serial output (DTU):  $\sim 160$  mW digital + 20 mW analogue / chip



# Inner Barrel Stave Mechanics & Cooling

ALICE ITS Upgrade




Coolant:  $H_2O$ , leak-less  
Sensor temperature  $< 30^\circ C$   
Temperature non-uniformity  $< 5^\circ C$




$W = 100 \text{ mW} / \text{cm}^2$  ( $> \times 2$  nominal),  $H_2O$  flow rate =  $3 \text{ Lh}^{-1}$

$T_{in} = 15.8^\circ C$

$T_{out} = 16.6^\circ C$




Si



# Outer Barrel Stave Mechanics & Cooling


ALICE ITS Upgrade






# Inner Detector Barrel

ALICE ITS Upgrade



# Outer Detector Barrel


ALICE ITS Upgrade






## Detector Interfaces

ALICE ITS Upgrade



33

Detector Readout → 192 READOUT UNIT






# Readout Unit - Prototype

ALICE ITS Upgrade



READOUT UNIT v0 – October 2015



## Prototype Readout Unit – 2015

- Based on **SRAM FPGA** (Xilinx Kintex7) + **GBTx FMC** (daughter board)
- Extensive use of radiation mitigation techniques
- ▣ Communication with Trigger and DAQ via GBT link **validated**
- ▣ Communication with sensors via high-speed copper serial links **validated**

## Radiation induced fault rates

- Intensive SEU test campaigns :
  - ▣ **MTBF/device: ~2400 hours ( $10^9$  h/cm<sup>2</sup>)**
  - ▣ **MTBF/entire system: ~12 beam hours**
  - System downtime ~  $10^{-5}$**

# Pixel Chip Requirements

Parameter	Inner Barrel	Outer Barrel	ALPIDE*
Silicon thickness	50 $\mu$ m	100 $\mu$ m	
Spatial resolution	5 $\mu$ m	10 $\mu$ m	~5 $\mu$ m
Chip dimension	15mm x 30mm		
Power density	< 300mW/cm <sup>2</sup>	< 100mW/cm <sup>2</sup>	<40mW/cm <sup>2</sup>
Event time resolution	< 30 $\mu$ s		<10 $\mu$ s
Detection efficiency	> 99%		
Fake hit rate **	< 10 <sup>-6</sup> /event/pixel		<<< 10 <sup>-6</sup> /event/pixel
NIEL radiation tolerance ***	1.7x10 <sup>13</sup> 1MeV n <sub>eq</sub> /cm <sup>2</sup>	10 <sup>12</sup> 1MeV n <sub>eq</sub> /cm <sup>2</sup>	
TID radiation tolerance ***	2.7Mrad	100krad	

\* extrapolation of the ALPIDE performance based on prototype results

\*\* revised numbers w.r.t. TDR

\*\*\* including a safety factor of 10, revised numbers w.r.t. TDR