These instructions assume you are starting a new project.
Now it is possible to implement the design, and then look at the performance relative to the clock constraint you have specified.
Now it is possible to simulate the gate-level model.