

# EIC Silicon Vertex and Tracking: Technology survey

#### Laura Gonella

on behalf of eRD18 (University of Birmingham), eRD16 (LBNL); with inputs from RAL CMOS sensor group, BNL Instrumentation Division **1st EIC Yellow Report Workshop**, 19 -21 March 2020



#### Outline

#### **EIC Silicon Vertex and Tracking Detector**

- Survey of silicon technology options
- Selected technologies
  - Depleted MAPS
  - 65 nm MAPS
- Conclusion



## Introduction

- The results presented in this talk are based on the work carried out in the past four years by eRD18 and eRD16 with continuous support, review and feedback by the DOE's nationally administered EIC detector R&D program
  - Work has covered over the years technology surveys, technology evaluation with testing of existing prototypes, and detector layout simulations
  - The EIC detector R&D committee formed by experts in different detector technologies provided peer-reviewed assessment of the work every six months
  - <u>https://wiki.bnl.gov/conferences/index.php/EIC\_R%25D</u>
- Inputs to this talk are also provided by the <u>EIC Detector Requirements</u> and R&D Handbook



### **EIC Tracking Detector**

- All EIC detector concepts proposed so far are equipped with Si vertex and tracking detectors in central and forward regions
  - Surrounded by a tracker made of gaseous detectors (see Kondo's talk)

#### Example: BeAST detector Si vtx & tracking

Based on ALICE ITS upgrade 2 inner + 2 outer barrel layers 2 x 7 disks 20 µm pixel pitch 0.3% X/X<sub>0</sub> per layer

A. Kiselev, EIC UG meeting 2016, EIC R&D meeting 2016, EIC tracking workshop 2018



An all-silicon tracker concepts is also considered as an option to design a more compact tracking detector

## EIC Silicon Vertex and Tracking Detector

- A silicon vertex and tracking detector at the EIC has to fulfil three tasks (see <u>EIC Detector Requirements and R&D Handbook</u>)
  - Determine primary vertices with high precision
  - Allow the measurement of secondary vertices for heavy-flavor decays
  - Low-pT tracking
- Fulfilling these tasks defines two fundamental requirements for the selection of the technology: high granularity and low material budget
  - Spatial resolution =  $\sim 5 \,\mu m$
  - Material budget = < 0.3% X/X0 per layer</li>

(confirmed in simulations by eRD16 and eRD18)

- Consider also readout requirements for the EIC
  - 50 − 500 kHz interaction frequency  $\rightarrow$  integration time down to 2 µs
  - 112.6 MHz bunch-crossing frequency  $\rightarrow$  < 9 ns time resolution (optional)

### Low material budget = low power

- The material budget of silicon vertex and tracking detectors is dominated by support structures, cooling and services, not silicon
- The detector feature that needs to be optimised for low material budget is the power consumption
- A low power front-end chip requires a low sensor capacitance

#### **ALICE ITS inner layers**



J. Phys. G: Nucl. Part. Phys. 41 (2014) 087002

**ATLAS ITK** 



#### Outline

EIC Silicon Vertex and Tracking Detector

#### Survey of silicon technology options

- Selected technologies
  - Depleted MAPS
  - 65 nm MAPS
- Conclusion



# Strip detectors and hybrid pixels

- Technologies designed for high radiation levels (1-10e15 1 MeV n<sub>eq</sub>/cm<sup>2</sup>, 50 – 500 Mrad) and particle rates (> 1 MHz/mm<sup>2</sup>)
  - Used by vertex and tracking detectors of ATLAS and CMS at the LHC and upgrades
- Latest developments for HL-LHC have much improved granularity and material budget over earlier generations, but...
  - Pixel pitch 50x50, 25x100 µm<sup>2</sup> (limited by bump bonding technology)
  - Material budget < 2% X/X<sub>0</sub>
  - Large sensor capacitance limits low power development even when relaxing radiation and rate requirements

These technologies are not suitable for the EIC as they cannot provide the required fine granularity and low material budget

https://cds.cern.ch/record/2257755?ln=en https://cds.cern.ch/record/2285585/

#### **ATLAS ITk strip module**



RD53 chip

https://www.hep1.physik.unibonn.de/research/

#### **DEPFET** sensor

#### Concept: sensor with integrated first stage amplification



#### Thin & small pixel: vertex, low E electron detectors (TEM)

pixel size:  $20\mu$ m...75 $\mu$ m read out time per row: 25ns-100ns Noise:  $\approx 100$  el ENC thin detectors:  $30\mu$ m...75 $\mu$ m  $\rightarrow$  still large signal: 40nA/ $\mu$ m for MIP

Example: Belle-II vertex detector, PXD

- Readout chips on sensor side and end of stave
- Rolling shutter readout architecture

#### **Requirements:**

- Single point resolution
- Radiation
- Material budget
- Frame time

~10 μm ~20 Mrad (10 years) 0.2 % X<sub>0</sub>/layer 20 μs

This technology is the rightball park, but rolling shutter readout is too slow for the EIC (interaction frequency up to 500 kHz)



(AI/AI/Cu

**PXD** module

Laura Gonella | 1st EIC Yellow Report Workshop | 19 March 2020

## Low Gain Avalanche Detectors

- LGAD silicon sensor with an additional gain layer that allows to reach time resolution in the order of tens of ps
- State-of-the-art LGAD Developed for ATLAS and CMS timing detectors at HL-LHC
  - "Pixel" pitch > 1 mm
  - Power consumption =  $300-400 \text{ mW/cm}^2$



- Ongoing developments to reduce pitch to few hundred µm, still far from EIC requirements
- Power consumption difficult to lower because of large sensor capacitance and required ps time resolution

This technology is not suitable for the EIC Si vertex and tracking detector



#### MAPS

- MAPS contain sensor and electronics in the same silicon substrate
- State-of-the-art MAPS detectors
  - MIMOSA sensor at STAR HFT
  - ALPIDE sensor at ALICE ITS
- □ MAPS key features
  - Small pixel pitch, < 30 μm
  - Low power, < 150 mW/cm<sup>2</sup>
  - Low material budget, < 0.4% X/X<sub>0</sub> per layer
  - Moderate radiation hardness, < few 10<sup>13</sup>
     1MeV n<sub>eq</sub>/cm<sup>2</sup>, < few Mrad</li>

# This technology is compatible with EIC requirements

P. Riedler, <u>https://indico.cern.ch/event/632608/</u> G. Aglieri Rinella, NIMA 845 (2017) 583 - 587

> STAR Heavy Flavour Tracker (HFT) at RHIC



G. Contin, NIMA 907 (2018) 60 - 80

ALICE Inner Tracking System (ITS) Upgrade at LHC



J. Phys. G: Nucl. Part. Phys. 41 (2014) 087002

#### **ALPIDE** sensor

- Current baseline for EIC Si vertex and tracking detector simulations
- 180 nm TowerJazz CMOS Imaging Sensor process
- □ Innovation with respect to traditional MAPS: partially depleted epi-layer
  - Charge collection in part by drift
- □ Small collection electrode = low detector capacitance  $\rightarrow$  low power
  - And also low noise, low crosstalk, fast readout

#### Electronics **Collection electrode** ALPIDE sensor 28 x 28 $\mu$ m<sup>2</sup> pixel pitch NWELL NMOS PMOS DIODE TRANSISTOR TRANSISTOR 10 $\mu$ s integration time Power density $< 35 \text{ mW cm}^{-2}$ PWELL PWELL NWELL 50 kHz interaction rate (Pb-Pb) DEEP PWELL Drift 200 kHz interaction rate (pp) **ALICE-ITS** Diffusion Epitaxial Layer P-

Substrate P++

Inner layer thickness =  $0.3\% X/X_0$ Outer layer thickness =  $0.8\% X/X_0$ 

G. Aglieri Rinella, NIMA 845 (2017) 583 - 587



## Towards an EIC specific silicon sensor

Excerpt from the <u>EIC Detector Requirements and R&D Handbook</u>— With respect to the ALPIDE...

"The EIC would certainly benefit in *improvements in the integration time* as well as in a further reduction of the energy consumption and material budget going towards **0.1-0.2% radiation length per layer**. Timing-wise the ultimate goal of this technology would be to **time stamp the bunch crossings** where the primary interaction occurred. [...] Concerning spatial resolution the simulations indicate that a pixel size of **20 microns** must be sufficient."

- Spatial resolution = ~5 µm
- Material budget = < 0.3% X/X0 per layer</li>
- Integration time = 2 µs
- Optional: time resolution = < 9 ns</li>

Explore recent MAPS developments: DMAPS and 65nm MAPS

#### Outline

EIC Silicon Vertex and Tracking Detector

- Survey of silicon technology options
- Selected technologies
  - Depleted MAPS
  - 65 nm MAPS
- Conclusion



### Recent MAPS developments: Depleted MAPS

- Developed in the context of the ATLAS Inner Tracker Pixel Upgrade, effort started more than 5 years ago
  - Main focus on radiation hardness and time resolution
  - Reminder: EIC needs high granularity and low material budget!
- □ HV/HR-CMOS technologies considered: TJ, LFoundry, AMS
- Advantage: charge collection by drift achieved via full depletion of the substrate
  - Larger signal, improved S/N
    - Faster and more complete charge collection | sp

Beneficial for improved spatial and time resolution

Improved radiation hardness (not relevant for the EIC)



## Depleted MAPS layout

- □ Large collection electrode
  - Electronics inside large collection node
  - Uniform electric field in the substrate
  - Large capacitance (hundreds of fF)
  - LFoundry, AMS
- Small collection electrode (as in ALPIDE)
  - Electronics outside the collection node
  - Small capacitance (few fF)
  - Full depletion with extra deep planar junction in the substrate
  - TJ 180 nm modified CIS process

Obvious technology option to consider for the EIC



## TJ 180 nm modified CIS process

H. Pernegger et al 2017 JINST 12 P06008
W. Snoeys et al NIMA 817 (2017)
M. Munker *et al* 2019 JINST 14 C05013

- Deep planar junction to achieve depletion under electronics p-well
- Demonstrated improved charge collection properties with respect to standard TJ 180 nm process
- Sensor layout design further optimised at the edge of the pixel to achieve uniform sensor response over the entire pixel



Laura Gonella | 1st EIC Yellow Report Workshop | 19 March 2020

## DMAPS in TJ 180 nm modified CIS process

#### □ MALTA and TJ-Monopix for ATLAS ITk pixel at HL-LHC

- Very compact and low power FE design (for the specific application)
- Two different digital readout architectures explored to cope with the rates and required time resolution, asynchronous and column-drain
  - Asynchronous architecture: no clock propagated to the pixel matrix in order to reduce the digital power consumption
- Successfully meet requirements for operation at the HL-LHC

	ALPIDE	MALTA	TJ-MONOPIX
Experiment	ALICE ITS	ATLAS ITk pixel Phase II	
	(inner/outer layers)	(outermost layer)	
Technology	TJ 180 nm CIS	TJ 180 nm CIS modified	
Substrate resistivity [kOhm cm]	> 1 (epi-layer 18-25 um)		
Collection electrode	small	small	small
Detector capacitance [fF]	<5		
Chip size [cm x cm]	1.5 x 3	2 x 2	1 x 2
Pixel size [um x um]	28 x 28	36.4 x 36.4	36 x 40
Integration time [ns]	4 x 10 <sup>3</sup>	<100	
Time resolution [ns]	2 x 10 <sup>3</sup>	< 5	< 25
Particle rate [kHz/mm <sup>2</sup> ]	10	10 <sup>3</sup>	
Readout architecture	Asynchro	Asynchronous Synchronous,	
			column drain
Analogue power [mW/cm <sup>2</sup> ]	5.4	~ 70	
Digital power [mW/cm <sup>2</sup> ]	31.5/14.8	N/A	N/A
Total power [mW/cm <sup>2</sup> ]	36.9/20.2	N/A	N/A
NIEL [1MeV n <sub>eq</sub> /cm <sup>2</sup> ]	1.7 x 10 <sup>13</sup>	> 1.0 x 10 <sup>15</sup>	
TID [Mrad]	2.7	100	

G. Aglieri Rinella, NIMA 845 (2017) 583 - 587

- R. Cardella et al 2019 JINST 14 C06019
- M. Dyndal et al 2020 JINST 15 P02005

I. Berdalvic, PhD thesis

- I. Caicedo et al 2019 JINST 14 C06006
- K. Moustaks et al NIMA 936 (2019) 604-607



#### Laura Gonella | 1st EIC Yellow Report Workshop | 19 March 2020

## Conclusion of DMAPS technology survey

- The most suitable technology for an EIC DMAPS sensor is the TJ 180 nm modified CIS process
- Existing DMAPS prototypes in this technology have features that are approaching EIC requirements
  - Power consumption, especially digital, should be assessed based on EIC requirements (integration time, time resolution, radiation and rates)
  - Pixel pitch however is too large
- To use this technology, a new design based on an optimisation of existing prototypes is needed
  - A feasibility study evaluating low power front-end architectures for 20 µm pixels has been carried out by eRD18 in collaboration with RAL CMOS sensor group; report to be released to YR Tracking WG soon



#### Outline

EIC Silicon Vertex and Tracking Detector

- Survey of silicon technology options
- Selected technologies
  - Depleted MAPS
  - 65 nm MAPS
- Conclusion



## Recent MAPS development: MAPS sensors in 65 nm

- The ALICE ITS3 project aims at developing a new generation MAPS sensor with extremely low mass for the LHC Run4 (HL-LHC)
  - Talk from Vito Marzari at the 2019 EIC Users Group meeting in Paris
- □ It is very interesting for an EIC detector in many ways
  - Detector specifications & timeline compatible with those of the EIC
  - Innovative development suited to an EIC starting in approx. 10 years
  - Large effort at CERN
  - Non-ALICE members welcome to contribute to the R&D to develop and use the technology for other applications



#### ALICE ITS3 sensor

- □ Chosen technology: TJ 65 nm process
  - Backup technology: TJ 180 nm CIS
- □ Specifications meet (or even exceed) the EIC requirements



# **Specifications**

Parameter	ALPIDE (existing)	Wafer-scale sensor (this proposal)
Technology node	180 nm	65 nm
Silicon thickness	50 μm	20-40 µm
Pixel size	27 x 29 μm	O(10 x 10 μm)
Chip dimensions	1.5 x 3.0 cm	scalable up to 28 x 10 cm
Front-end pulse duration	~ 5 μs	$\sim 200 \text{ ns}$
Time resolution	~ 1 μs	< 100 ns (option: <10ns)
Max particle fluence	$100 \text{ MHz/cm}^2$	100 MHz/cm <sup>2</sup>
Max particle readout rate	$10 \text{ MHz/cm}^2$	$100 \text{ MHz/cm}^2$
Power Consumption	$40 \text{ mW/cm}^2$	< 20 mW/cm <sup>2</sup> (pixel matrix)
Detection efficiency	>99%	>99%
Fake hit rate	$< 10^{-7}$ event/pixel	< 10 <sup>-7</sup> event/pixel
NIEL radiation tolerance	$\sim 3 \times 10^{13} 1 \text{ MeV } n_{eq}/cm^2$	$10^{14}$ 1 MeV n <sub>eq</sub> /cm <sup>2</sup>
TID radiation tolerance	3 MRad	10 MRad

M. Mager | ITS3 kickoff | 04.12.2019 |



## ALICE ITS3 detector

At system level, an aggressive R&D programme is starting to develop a system with < 0.05% X/X<sub>0</sub>

#### Low power design

 Cooling can be done by convection through a forced airflow between the layers



- Wafer scale sensor using stitching technology, thinned and bent around the beam pipe, each layer half barrel is a single stitched sensor
  - Power and data distribution on-chip, no need for flexible PCB, interconnections outside the active area
  - Mechanical support outside acceptance



### Comments on the ALICE ITS3 development

- The ALICE ITS3 specifications are a good match to the EIC requirements
- Joining this development would allow the EIC community to leverage on
  - A larger effort to develop a sensor for the EIC silicon vertex and tracking detector
  - An aggressive R&D programme into lightweight services, mechanics and cooling

This seems the most appropriate way forward



#### Outline

□ EIC Silicon Vertex and Tracking Detector

- Survey of silicon technology options
- Selected technologies
  - Depleted MAPS
  - 65 nm MAPS
- Conclusion



## Preliminary EIC sensor specifications

	EIC Sensor	
Detector	Vertex and Tracking	
	TJ 65 nm	
Technology	Backup: TJ CIS 180 nm	
Substrate Resistivity [kohm cm]	1 or higher	
Collection Electrode	Small	
Detector Capacitance [fF]	<5	
Chip size [cm x cm]	Full reticule or stitched	
Pixel size [μm x μm]	20 x 20	
Integration Time [µs]	2	
Timing Resolution [ns]	< 9 (optional)	
Particle Rate [kHz/mm <sup>2</sup> ]	TBD	
Readout Architecture	Asynchronous	
Power [mW/cm <sup>2</sup> ]	< 20	
NIEL [1MeV neq/cm <sup>2</sup> ]	10 <sup>10</sup>	[1]
TID [Mrad]	< 10	[1]
Noise [electrons]	< 50	
Fake Hit Rate [hits/s]	< 10 <sup>-5</sup> /evt/pix	[2]
Interface Requirements	TBD	

[1] From EIC white paper [2] ALPIDE specification

Laura Gonella | 1st EIC Yellow Report Workshop | 19 March 2020

## Conclusion and next steps

- The technology of choice for the EIC Si vertex and tracking detector is MAPS
- □ Two possible technology variants have been identified
  - DMAPS in TJ 180 nm modified CIS technology
  - New generation MAPS TJ 65 nm

Based on the technology options presented in these slides, it appears that the best path forward to arrive at an EIC Si vertex and tracking detector with the required performance is to join the ITS3 effort and contribute to integrating the EIC requirements into the ITS3 sensor design

See Leo's talk (next on agenda) for more details on how we can do this...







Laura Gonella | 1st EIC Yellow Report Workshop | 19 March 2020

#### eRD16: Simulation results – disks, pixel pitch

- Ernst Sichtermann, simulation of disks arrays in forward regions
  - Increased pixel size in the disk-arrays at large-z is not desirable
  - https://wiki.bnl.gov/conferences/images/8/89/ErnstSichtermann.pdf

#### eRD16 - EIC R&D Simulations





### eRD18: Simulation results – disks, pixel pitch

- □ H. Wennlof, simulation of disks arrays in forward regions
  - <u>https://indico.bnl.gov/event/7689/contributions/35412/attachments/26828/4</u>
     <u>0846/Simulation\_report\_Feb2020.pdf</u>

) 50 Momentum [GeV/c]



(c) Longitudinal pointing resolution.

