Chapter 5

Inner Detectors

5.1 Electronics

5.1.1 Testing, Alignment, and Calibration

The vertex position requirement in the z direction is 2 mm; in the plane transverse to the beam, the definition is the beam size ($\sigma_T \approx 0.45$ mm for Au + Au [4]). Some chip placement aberrations result in a track ending up in a strip neighboring the expected one, reducing the peak value of the correlation function between the two layers, which is the quantity used to locate the vertex when the so-called correlation method is used (for high-occupancy events). When the pseudo-tracking vertex finding method is employed (for low-occupancy events), chip placement aberrations also reduce the probability for finding the correct vertex.

A Monte Carlo study using Au-Au events was done to determine the maximum allowed Silicon panel placement aberration. The track finding efficiency was determined as a function of the panel z-placement and angular placement accuracy, as well as of humidity excursions. The latter could be done because humidity excursions result in known amounts of distortion of the MVD assembly.

The results are summarized in table 5.1.

The algorithms are not sensitive to displacements of the panels along a direction parallel to the Silicon strips. Of course some of the placement errors can be compensated for by the

h

Table 5.1: Summary of tolerances in placement of Silicon panels.

efficiency loss	Si panel z-placement accuracy	Si panel angular placement accuracy	maximum humidity excursion
-5%	0.08 mm	0.21°	9%
-10%	0.16 mm	0.42°	18%

proper calibration procedures. However, we would like to preserve the option of running the vertex finder in a processor close to the hardware (such as the DCM), where there may not be time or space to employ calibrations.

The mean beam position relative to the MVD may vary from fill to fill, and the entire central magnet, onto which the MVD is mounted, may shift relative to the beam by up to 1/8" when the magnet is rolled out and back into position again. The vertex finding algorithm xxx

Calibration of the system is achieved by the injection of a known amount of charge into each preamplifier channel. Such a calibration feature must be built into the ASIC, and is required for each front-end electronics channel in PHENIX. The charge injection allows testing of the entire electronics chain through the data acquisition system, different locations in the analog memory, and also the analog summing for the trigger.

5.1.2 Bias Supplies

Each detector wafer has an independently controlled bias supply. The ...

Bibliography

[1] SDC Technical Design Report, SDC-92-201, April 1992.

[2] "A Silicon Microvertex Detector for L3", SMD Study Group, L3-Internal Report #924 (April 19, 1991).

[3] C.L. Britton, Jr., G.T. Alley, M.L. Simpson, A.L. Wintenberg, R.J. Yarema, T. Zimmerman, J. Boissevain, J. Simon-Gillo, J.P. Sullivan, B.V. Jacak, and N. Lockyer, submitted to IEEE Nuclear Science Transactions.

[4] S. Ozaki, Nucl. Phys. **A525**, 125c (1991).

[5] W.C. Carithers, et al., Nucl. Inst. Meth. **A289**, 388, (1990).

Contents

5 Inner Detectors **5–1**
5.1 Electronics 5–1
5.1.1 Testing, Alignment, and Calibration 5–1
5.1.2 Bias Supplies 5–2