


FVTX Wedge Assembly WBS 1.4.1.3.3 to 1.4.1.3.12

David Winter
Columbia University
FVTX Wedge Manager









Talk Outline

- Scope
 - WBS 1.4.1.3.3 Attach HDI/Backplane
 - WBS 1.4.1.3.7 Bond Chips to HDI
 - WBS 1.4.1.3.12 Wirebond chips to HDI
 - WBS 1.4.1.3.8 Test Chips and HDI
 - WBS 1.4.1.3.4 Attach Sensor
 - WBS 1.4.1.3.5 Wirebond Sensor to Chips
 - WBS 1.4.1.3.6 Test Assembly
 - WBS 1.4.1.3.9 Encapsulation
- Wedge Schedule
- Procedure and Manpower
- Status of Production
- Summary





Scope




- Work with vendor to:
 - Prepare assembly lab(s)
 - Develop assembly procedure
- Receive backplanes, high-density interconnects (HDIs), sensors
 - All components arrive tested and qualified
 - HDIs populated with passive components
- Assemble received components into wedges
- Execute QA and testing procedures
- Enter QA/Test results into database
- Store assembled units
- Deliver assembled wedges to detector assembly facility at BNL



IN PROGRESS





Wedge Schedule

Highlights of Dates Important to Wedge Assembly

			
•	2 nd Prototyping/design of components, fixtures:	Completed	
•	Procure and Q/A sensors:	Completed	
•	Procure HDI:	In progress	
•	Fabrication of backplanes:	Completed	
•	Procure Wedge Assembly fixtures:	Completed	
•	FNAL testing of production run of FPHX:	Completed	
•	Wedge assembly:	6/2/10	2/4/11
	 WBS 1.4.1.3.3 Attach HDI to Backplane: 	6/2/10	11/29/10
	 WBS 1.4.1.3.12 Wirebond FPHX to HDI 	6/16/10	12/13/10
	 WBS 1.4.1.3.5 Wirebond sensor to FPHX 	7/7/10	1/6/11
	WBS 1.4.1.3.9 Encapsulation	8/4/10	2/4/11
•	Endcap assembly (wedges onto disks):	11/8/10	3/9/11

Important dependencies


Critical path components: (Large) HDI








Main Highlights from Last Review



- Prototyping assembly work complete
 - Several prototype modules
 - Fixtures prototyped and in process of revision
 - Sidet established that assembly is well within their technical expertise
 - Sidet provided production estimate
- Production SOW in place
- Poised to begin wedge production







Wedge Assembly Procedure (1)



Sidet personnel

Bond backplane to HDI
Bond FPHX chips to HDI
Wirebond FPHX chips to HDI



FVTX personnel

Chip readback Pulser test



Bond sensor to HDI Wirebond sensor to FPHX



Chip readback
Pulser test
Source Test



Encapsulate wirebonds



Chip readback
Pulser test
Source Test






Wedge Assembly Procedure (2)

- Additional technical details
 - Arclad 7876 (50 micron thick) to laminate backplane, HDI, sensor and chips
 - Tra-con 2902 Silver Epoxy to provide conductivity between bias plane and sensor
 - Sylgard 186 for encapsulation
- Assembly done in "batches"
 - Small wedges: groups of 5 at a time
 - Large wedges (projected): 3 (or more) at a time
- Each step recorded in a traveler document
 - Originals kept at Sidet until end of project
 - Copy shipped with wedge
 - Traveler data also recorded in database for online search/access
- QA Testing
 - Recorded in paper and electronic log
 - Recorded in database





Wedge Assembly in Action



Assembly station

















PH^{*}ENIX








QA and Testing of Wedges

Basic Procedure includes:

- Power up to verify low voltage and bias channels are operational
- Download/readback of configuration to the FPHX chips
- Threshold and noise measurements of the FPHX chips
- Readout of strips in response to external stimulus (radioactive source)
- Record results in database
- Procedure calls for testing at various stages of assembly
- Test single module at a time (current ROC limited to one wedge at a time)
- Final qualification is performed after assembly completed and before shipping
- In-place for the small production, and has been effective at identifying potential problems as early as possible, allowing us to correct them in a timely manner.
 - Example: Replaced FPHX chips: 3 (small) and 4 (large)








QA Procedure


- Five tests performed
 - Scan output current settings (15 values) and record current draw for wedge at each
 - 2. Scan Chip Ids and read back (default) values for each register
 - 3. Scan Chip Ids, enable two channels and pulse once
 - 4. Perform calibration (pulser) run
 - Place Sr90 source above wedge, take data for 15 min
- For first iteration (sensor not yet mounted), source test is skipped
- Total test time takes ~20 min (dominated by source time)
- Simple user-friendly GUI







QA Setup




PC LV supply HV Supply ROC

Sr90 source held ~3in above wedge



QA Testing in Action







Pass-through from clean room to test area



Wedges transferred in ESD boxes



Wedges mounted in rigid enclosure for testing






Taking data








QA Results (Typical)





Calibration test with pulser:

- Enable one channel at a time (on each chip at same time)
- Scan through 63 pulser amplitudes
- Pulse 100 times
- Test duration = 30 secs

Source test:

- Sr90 source @ ~3in
- All channels enabled
- Test duration = 15 min









Manpower Requirements

- Assembly calls for Sidet technicians
 - Manpower- and time-intensive tasks require technical skill
 - Originally to be handled by senior techs, then load taken by junior techs as experience is gained
 - Assembly: Tech Supervisor, Sr/Jr Technician
 - Wirebonding: Tech Specialist, Sr/Jr Technician
 - Encapsulation: Technician
 - [Small wedges] In the end Tech Supervisor (Bert Gonzalez) did all micro-assembly
- FVTX personnel in charge of testing
 - Requires 1-2 people for span of production time
 - AAron Veicht (Columbia Grad Student) on-site full-time
 - Dave Winter (Wedge Manager) on-site on rotating basis
 - Additional students and postdocs available from other institutions
 - Testing rate
 - Chips only: very rapid (typically 4-6 per hour), more than keeps up with production
 - With sensor: slower (typically 1-3 per hour), longer setup and running time







Status of Production Cost

- In current estimate, production spans ~40 weeks
 - Primary bottleneck is wirebonding (31.5 weeks)
 - Testing takes place in parallel
 - Does not include attaching of pedestals or HDI bending
- Quoted cost was \$248k. Includes:
 - Labor
 - Materials and Services
 - Indirect
- \$65.5k spent (charged) to date
 - Represents ~25% of cost, produced 2/8 FVTX planes so far
 - On target with original estimate








Production Progress

- Overall production has been extremely smooth and successful
 - Sidet is highly skilled & professional
 - Assembly & QA well-designed
 - Wealth of remote expertise
- Small and Large HDIs began to arrive at Sidet in June 2010
- Large wedge production (of first articles) completed in June 2010
 - 20 modules fully assembled and tested
- Small wedge production completed Oct 2010
 - 117 modules fully assembled and tested







Production Statistics

Stage	Avg (min)	Std Dev (min)
HDI to Backplane	10	1.5
Chips on HDI	30	3.4
Backend WB	8	1.4
Sensor to HDI	15	2.2
Frontend WB	21	12

Week #	1055	# Started
26	6/28	7
29	7/19	18
33	8/16	7
34	8/23	24
35	8/30	34
36	9/6	15
37	9/13	15

- Wedges were started and moved through assembly in batches (5 for small wedges)
- Average number per week = 17 (21.2 excluding two worst weeks)
- Peak per-week throughput = 34
- Bottlenecks
 - Wirebonding
 - Testing with sensor (setup is longer, source exposure is 15min)








- 25 HDIs delivered to UNM in May
 - 24 "passed" all tests
 - 23 shipped to Sidet
- 23 wedges started
- 20 wedges completely assembled and tested
 - 2 needed rework and are ready for encapsulation
 - Paused due to readout card issues and start of small production
 - 1 has a bad HDI that slipped thru QA
- Total of 299 FPHX chips placed!

20 fully working large wedges produced














- 120 sensors delivered to UMN
 - 118 passed all QA test and were delivered to Sidet
- 120+ Small HDIs delivered to UNM in June
- 120 wedge assemblies started (we thought we had 120 sensors)
- 117 wedges fully assembled and tested
- 1 wedge has sensor which draws too much current
 - Defies both fixes and explanation
- Total of 1200 FPHX chips placed!
 - Including large wedges, grand total is 1499
 - Only a handful of chips (< 8) had to be replaced




117 fully working small wedges produced








Production Problems (Injection Line1)






- Some wedges developed a problem with the Side 1 pulse inject line
- They produce no response to pulses on Side 1
- They work fine in response to a source
- Develops over time (ie. all HDIs passed their tests at UNM)
- Currently affects 39/118 small wedges






- Side 1 inject is the only trace to run along bottom layer
 - This means it connects to the input pin by way of via thru all 7 layers
- Systematically probed points along trace to find source of break
- Concluded the break was at/near via on bottom surface
- Not seen so far in large wedges, but steps have been taken by Dynconnex to minimize this happening in the current run.
- Solution is to hand-solder a wire from input pin to the trace, bypassing weak area.













Production Plans


- Impact of large HDI delay
 - Directly delays production
 - Current estimate has HDIs arriving at Sidet ~ mid-Dec.
- Potential schedule compression drives need to economize in two places:
 - Sidet through-put: Increase personnel
 - Train a "Second Bert" for chip placement
 - DES project has completed at Sidet, giving us two full-time wirebonders
 - Testing through-put: Improvements in order of preference/ease:
 - More active Sr90 source to reduce exposure time
 - Adopt testing shifts (obviously requires second person)
 - Add second test station
- Nominally should allow a doubling of throughput (originally 5 per day, double that to 10 per day)







Schedule (with higher throughput)






Summary

- Wedge assembly comprises WBS items 1.4.1.3.3 1.4.1.3.12
- Small wedge production completed
 - Very smooth, no major issues
 - Spanned June Oct 2010
 - 117 working wedges (needed 96+8)
 - High yield due to both well-designed assembly and QA procedures
- Large wedge production to restart in mid-Dec
 - Dependent on HDIs projecting week of 20th Dec
 - Duration should be 6 weeks
- Doubling throughput will ensure assembly can maintain schedule















Example Traveler Document

HDI Mounting	FPHX Mounting	Backend Wirebonding
Date:	Date: 6/13/10 Operator: Best Site: FUHL Assembly Fixture #: 1 Notes: Chy placement Enter # 2	Date: la/15/10 Operator: 9. Haule Site: Fall Assembly Fixture #: Notes: 417 one pad way duty thus time to get bond to 12 & L 4 3 & bond 5 - 30 mins - Bending 1.0
Sensor Mounting Date: 6/16/10 Operator: Best	FРНX	PLACEMENT
Site: FRACASSEMBLY Fixture #: Notes:	R3#0 U14 Backplane I	ID: 046 U1 R2*7
	R3#8 U16 HDI I	11/190
Frontend Wirebonding	R3# 9 U17 Sensor I R3# 10 U18 S/0938	- / 63/ 115/12# 11
Date: 6/10/10 Operator: 7. Hashe Site: FN21.	R3# // U19	U6 R2#12
Assembly Fixture #: Notes: Landing went	η3#/2 U20 η3#/3 U21	U7 R2#13
well no problems.	R4# 6 U22	U9 R3# 5
	R4#5 U23	U10 R3# 4
Encapsulation	R 4# 4 U34	U11 R3 #3
Date: 06/21/2010 Operator:	RY# 3 U25	U12 R3 # 2
Site: FAML Notes:	RY# 2 U26	U13 R3#/

		James 1
Testing Notes HDI -	FDHY / Senson	Street Mayoria
-	#1477) looks great	
10 N /1E	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	Secondario Money 1
	FPHX + Sensor + Encapsulation B) DACD=8 50 a few line	
	8K	








Traveler Web Interface

News 🛅 Fir	nances	Programming	Athleticore	PHENIX 🚽	Nevis 📑 Facebo	ok 🔇 NYRR	Makiko	& Dave w	reddi					C Othe	r bookn
Module ID	Size	Archive			ssembly Stages				embly T		Injectl Prob	Det A	Assemb	oly (TB	D)
	BLLC	120270	Backpl ID	HDIID	# chips placed	Sensor ID	Encap	Chips	Sensor	Encap	Injecti IIIoo	Station	E/W	plane	Pos.
1	large	front/back (pdf)	<u>2</u>	<u>8</u>	26	<u>25</u>	✓								
2	large	front/back (pdf)	<u>8</u>	2	26	<u>21</u>	~								
<u>3</u>	large	front/back (pdf)	<u>4</u>	4	26	<u>22</u>	✓								
4	large	front/back (pdf)	7	<u>12</u>	26	<u>27</u>	✓								
<u>5</u>	large	front/back (pdf)	<u>46</u>	1	26	<u>24</u>	~								
<u>6</u>	large	front/back (pdf)	<u>47</u>	<u>3</u>	26	<u>23</u>	~								
2	large	front/back (pdf)	<u>48</u>	<u>13</u>	26	<u>26</u>	~								
<u>8</u>	large	front/back (pdf)	<u>49</u>	14	26	<u>28</u>	~								
<u>9</u>	large	front/back (pdf)	<u>150</u>	<u>15</u>	26	<u>29</u>	~								
<u>10</u>	large	front/back (pdf)	<u>151</u>	<u>16</u>	26	<u>30</u>	~								
<u>11</u>	large	front/back (pdf)	<u>152</u>	<u>18</u>	26	<u>31</u>	~								
<u>12</u>	large	front/back (pdf)	<u>153</u>	<u>19</u>	26	<u>32</u>	~								
<u>13</u>	large	front/back (pdf)	<u>154</u>	20	26	<u>33</u>	~								
<u>14</u>	large	front/back (pdf)	<u>155</u>	21	26	<u>35</u>	~								
<u>15</u>	large	front/back (pdf)	<u>156</u>	22	26	<u>36</u>	4								
<u>16</u>	large	front/back (pdf)	<u>158</u>	23	26	<u>37</u>	~								
<u>17</u>	large	front/back (pdf)	<u>159</u>	24	26	<u>38</u>	4								
<u>18</u>	large	front/back (pdf)	<u>70</u>	<u>25</u>	26	<u>39</u>	4								
<u>19</u>	large	front/back (pdf)	<u>71</u>	<u>26</u>	26		X								
<u>20</u>	large	front/back (pdf)	72	27	26	<u>40</u>	~								
21	large	front/back (pdf)	73	28	26	41	X								







Production Problems (Minor examples)



Occasionally FPHXs do chip during wirebonding Procedure exists to replace damaged chips

In one case, HDI "lost" a chip id pad
Confirmed with probe station
Wirebonded to good pad









Managing the Schedule

- Input constraints
 - Wedges are started in batches, and more or less move thru system that way
 - Between chip placement and wirebonding, arclad needs about 2 hours to "harden"
 - Testing keeps pace with production (latency problems with source testing are solved)
 - Ag epoxy needs at least 4 hours curing to be effective
- Assume 2 batches of 5 at a time

Task	M	Т	W	Th	F	Total
HDI+FPHX	10	10	10	10	10	50
BEWB	10	10	10	10	10	50
Sensor	10	10	10	10	10	50
FEWB	10	10	10	10	10	50
Encap	10	10	10	10	10	50


Note:

- Chip placement, wirebonding and encapsulation scale with size (various amounts)
- Other tasks do not
- 5/batch considered average – will be slower at start, and faster later











- Primier facility for building and testing vertex detectors for HEP experiments
- Five large-scale clean rooms for assembly and testing
- Several wirebonding stations
- Wide expertise with Silicon and CCD technology
 - CDF, D0, CMS, SNAP among others





	week 1	week 2	week 3	week 4	running total	week 5	week 6	week 7	week 8	running total	
Bert											
HDI	104 HDI BP				104	104 HDI BP				208	Bert
Chips		40 chip HDI	24 chip HDI	40 chip HDI	104		16 chip HDI	40 chip HDI	40 chip HDI	208	
Sensors			40 sensors		40		64 sensors			104	
Tammy											
Chips		40 chip HDI			40	64 chip HDI			80 chip HDI	184	Tammy
Sensors		'	16 sensors	20 sensors		i e	20 sensors	20 sensors		80	
	week 9	week 10	week 11	week 12		week 13	week 14	week 15	week 16		
Bert											
HDI	104 HDI BP					104 HDI BP					Bert
Chips		16 chip HDI	40 chip HDI					40 chip HDI	40 chip HDI	376	
Sensors		80 sensors		24 sensors	208		80 sensors			288	
Гатту											
Chips			24 chip HDI		208	80 chip HDI				288	Tammy
Sensors	20 sensors	20 sensors		20 sensors	154		20 sensors	20 sensors	20 sensors	214	
	week 17	week 18	week 19	week 20		week 21	week 22	week 23	week 24		
Bert	IVCCK 27	WOOK 20	11001120	NOOK 20			NOOK II				
HDI					420						
Chips	40 chip HDI	4 chip HDI			420						
Sensors		80 sensors		52 sensors	420						
Tammy	00 1: ::=:		F2 1:								_
Chips	80 chip HDI		52 chip HDI	20 22/22/2	420	20	20	20 22::	20	22.4	Tammy
Sensors		20 sensors		20 sensors	254	20 sensors	20 sensors	20 sensors	20 sensors	334	
	1										
	week 25	week 26	week 27	week 28							
Гатту	1										
	20 sensors	20 sensors	20 sen ors \	λ/indmenorsΕ	VTX Rew	iow Nov	ember 2	010			Tammy