



FVFX Electronics

(WBS 1.5.2, 1.5.3)


Sergey Butsyk
University of New Mexico

Introduction Comments




- **FVTX detector**
 - Over 1 Mil strip channels
 - “Data push” architecture (hit is sent out of the FPHX chip any time it was created)
- **PHENIX DAQ standards**
 - Triggered readout interface (data sampled, digitized and shipped out only when Level1 trigger request arrives)
- **FVTX DAQ should be able to bridge the gap between two different readout concepts and integrate FVTX detector into PHENIX DAQ environments**



PHENIX Data Acquisition



- RHIC beam clock
~ 9.4 MHz
- Data buffered by Front End Module (FEM) for 64 beam clocks
- LVL-1 Trigger issued with fixed delay w.r.t. collision
- FEM sends the data from the collision bucket to DCM in a data packet format
- Event is constructed from the packets, corresponding to the same event, by Event Builder




FVTX Readout Strategy




- $\frac{1}{2}$ of each detector arm is read out independently
- 6 ROC cards collect and compress the data from the detector
- Each ROC send two 16 fiber output to two FEM boards in the Counting House
- Slow Control fiber send control data stream up/down the FEM \leftrightarrow ROC link
- Clock Distribution Board distribute Beam Clock and Start signals to individual ROC boards (the signals are sent over the optical fibers)

Overall System Status




| Quantity | Description | Pre-Prod | 1 st article | Production | Status |
|----------|---------------------------|----------|-------------------------|------------|--|
| 24 | ROC Boards | 02/09 | 11/10 | 01/11 | To be submitted for production before end of the month |
| 48 | FEM Boards | 02/10 | 10/10 | 11/10 | 1 st article received |
| 4 | FEM Interface Boards | 02/10 | 08/10 | 10/10 | Production finished |
| 4 | Clock Distribution Boards | | | 05/09 | Production finished |
| 4 | VME Crates | | | | Purchased |
| 96 | 12 ch Fiber cables | | | | To be ordered |
| 32 | Duplex Fiber cables | | | | To be ordered |

Important Accomplishments





1. *Developed and Tested Fiber Optics communication between ROC and FEM using pre-production FEM board*
2. *Tested full functionality of pre-production FEM Interface Board*
3. *Implemented triggered readout of the FEM Board in calibration mode*
4. *Finished design of the production ROC Board*
5. *Purchased all the long lead time components for all the boards in production quantities*





1. Fiber Optics Communications

Pre-production Prototypes




- FEM and FEM_IB prototypes arrived on 01/27/10
- Started developing FO communication protocol
- Basic idea:
 - Send synchronizing commas for TLK2711
 - Transmit 3 unique data words
 - On the receiving side, look for such unique word sequence and once it is found – consider link established
- Slow Control communication between FEM and ROC in both directions was established first

Initial Test Setup




Problems Uncovered




- FEM IB had USB module was rotated 180° from its desired placement
- Data receiving ser/des missed reference clock which is necessary to recover RX clock by ser/des chip (TLK2711). The following fix let us establish FO link for 2 data fibers:
 - 2 copies of SC TX_CLK clock on the FEM were wired to TX_CLK pins of TLKs, providing a proper reference
 - Data clock Oscillator on the ROC was changed from to match SC transmission rate
- After those changes we were able to establish 32 bit transmission between ROC and FEM over 2 fibers
- There were minor issues with the VME backplane pins used to send differential signals

1. Main Conclusions





- After fixing all the uncovered issues FEM 1st article was received and FEM_IB went for production
- 1st article of FEM board has been received in October 2010 and showed that all the 16 data channels find the synchronization 3 word data sequence 100% efficiently
- We were able to collect calibration data at full (125 MHz) transmission clock speed
- Slow Control FO communication chain is working reliably in both directions




2. *FEM Interface Board Testing*

FEM Interface Board



- FEM Interface Board has successfully performed the full list of tasks that it was designed for:
 - USB and Ethernet communication with host PC
 - Transmission of Beam Clock and Start signal to Clock Distribution board
 - Remote programming of any FPGA on the ROC
 - Distribution of low skew differential clock signals over VME backplane

Slow Control Expert GUI



Python Based GUI control various parameters over USB or Ethernet

FPHX TestStand DAQ

File

Module 15 | Module 0 | Module 1 | Module 2 | Module 3

| Reg | Desc | To Chip | From Chip | Chip Command | | | | |
|-----|---------------|---------|-----------|--------------|-------|-----|-------|---------|
| * | Wild | 0 | | Read | Write | Set | Reset | Default |
| 1 | Mask | 0 | | Read | Write | Set | Reset | Default |
| 2 | Dig Ctrl | 5 | | Read | Write | Set | Reset | Default |
| 3 | Vref | 1 | | Read | Write | Set | Reset | Default |
| 4 | DAC0 | 8 | | Read | Write | Set | Reset | Default |
| 5 | DAC1 | 16 | | Read | Write | Set | Reset | Default |
| 6 | DAC2 | 32 | | Read | Write | Set | Reset | Default |
| 7 | DAC3 | 48 | | Read | Write | Set | Reset | Default |
| 8 | DAC4 | 80 | | Read | Write | Set | Reset | Default |
| 9 | DAC5 | 112 | | Read | Write | Set | Reset | Default |
| 10 | DAC6 | 144 | | Read | Write | Set | Reset | Default |
| 11 | DAC7 | 176 | | Read | Write | Set | Reset | Default |
| 12 | N1Sel <3:0> | 6 | | Read | Write | Set | Reset | Default |
| | N2Sel <7:4> | 4 | | | | | | |
| 13 | FB1Sel <3:0> | 4 | | Read | Write | Set | Reset | Default |
| | LeakSel <7:4> | 0 | | | | | | |
| 14 | P3Sel <1:0> | 0 | | Read | Write | Set | Reset | Default |
| | P2Sel <7:4> | 4 | | | | | | |
| 15 | GSel <2:0> | 2 | | Read | Write | Set | Reset | Default |
| | BWSel <7:3> | 8 | | | | | | |
| 16 | P1Sel <2:0> | 5 | | Read | Write | Set | Reset | Default |
| | InjSel <5:3> | 0 | | | | | | |
| 17 | LVDS Current | 3 | | Read | Write | Set | Reset | Default |
| 18 | Resets | n/a | | Read | Write | Set | Reset | Default |

Chip Control
Display/Modify Configuration for Chip ID Side

Channel Mask
[Red = Off, Green = On]

| | | | | | | | | | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |
| 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 |
| 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 |
| 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 |
| 112 | 113 | 114 | 115 | 116 | 117 | 118 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 |

Mask All Unmask All Toggle All Send

Chip Side Enable

| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|----|---|---|---|----|---|---|----|----|---|---|----|----|---|---|----|----|---|---|----|----|---|---|----|----|---|---|
| 0 | 15 | 0 | 1 | 5 | 15 | 0 | 1 | 10 | 15 | 0 | 1 | 15 | 15 | 0 | 1 | 20 | 15 | 0 | 1 | 25 | 15 | 0 | 1 | 30 | 15 | 0 | 1 |
| 1 | 15 | 0 | 1 | 6 | 15 | 0 | 1 | 11 | 15 | 0 | 1 | 16 | 15 | 0 | 1 | 21 | 15 | 0 | 1 | 26 | 15 | 0 | 1 | 31 | 15 | 0 | 1 |
| 2 | 15 | 0 | 1 | 7 | 15 | 0 | 1 | 12 | 15 | 0 | 1 | 17 | 15 | 0 | 1 | 22 | 15 | 0 | 1 | 27 | 15 | 0 | 1 | | | | |
| 3 | 15 | 0 | 1 | 8 | 15 | 0 | 1 | 13 | 15 | 0 | 1 | 18 | 15 | 0 | 1 | 23 | 15 | 0 | 1 | 28 | 15 | 0 | 1 | | | | |
| 4 | 15 | 0 | 1 | 9 | 15 | 0 | 1 | 14 | 15 | 0 | 1 | 19 | 15 | 0 | 1 | 24 | 15 | 0 | 1 | 29 | 15 | 0 | 1 | | | | |

TestStand
Spartan3 ROC ROC+FEM FEM Addr 15 DB

Global Chip/DAQ Operations
Reset Enable RO Latch FPGA Core Reset Start DAQ
Init Disable RO Calib BCO Reset Stop DAQ
FO Sync

DAQ Configuration
DAQ Program Debug/read_DAQ.exe Browse
NI DAQ Sample Rate (MHz) 5
Num of events (0=inf) 0
Print Output Print Off
FPHX version (for Print) 2
Run Number
Filename
Beam Species None
Beam Energy 0


Pulser Configuration
Pulse amplitude 255 Config Amp Pulse
Amplitude bits 8 16
Num of Pulses 1 Config Train
BCOs between pulses 1023

Module Enable
Module 15 On Off Both Side 0 Side 1
Module 0 On Off Both Side 0 Side 1
Module 1 On Off Both Side 0 Side 1
Module 2 On Off Both Side 0 Side 1
Module 3 On Off Both Side 0 Side 1


Manual Packet Send
Packet file to send Browse Send

Communications
USB None Ethernet IP Addr 192.168.1.1

2. Main Conclusions




- Pre-production FEM Interface Board has been tested to its full capacity
- 1st article of FEM_IB showed that all the fixes needed had been implemented and full production quantities had been ordered and received
- Clock Distribution board functionality had been tested in this process and performed as expected




3. *FEM Triggered Readout*

FEM Code Validation




- FEM has been designed to provide buffering over the last 64 consecutive beam crossings
- Upon trigger arrival FEM calculates a bucket of interest and send its content to the output
- The main idea of this whole process had been successfully simulated and prototyped long time ago
- We were able to implement triggered readout for the full calibration chain in August 2010 using FEM board pre-production prototype


Triggered Readout




- The basic idea is following:
 - Take pulsing request from the ROC
 - Delay this signal by 30 beam clocks
 - Send this signal as trigger to the FEM over the Slow Control Fiber
 - Start the BCO counter on the FPHXs and on the FEM synchronously
 - Adjust delay to catch the proper clock bucket
- This all had been successfully implemented and showed the results identical to trigger-less calibration



3. Main Conclusions




- Triggered readout of Calibration data with full fiber optics data transmission worked fine
- 4 event buffering had been tested by generating trigger in 4 consecutive beam crossings
- FEM code showed no problem running in multi-event readout mode and showed an expected slewing of hits with low pulser amplitude to the next clock bucket





4. *ROC Development*

ROC Board Development




- Production ROC has been slipping in schedule in 2010 mainly due to:
 - Complexity of design
 - Limited board space for 1050 differential pairs and 2933 components.
 - Increased the number of layers used in the board design
 - Deployed “stitching” technique for routing differential pairs
 - Availability of qualified designers at LANL
- All the long lead time components in production quantities had been ordered
- Design is finalized in November 2010 and sent for production
- 1st article should be available in December, if tests show no issues, we start production

ROC Board Layout



- Design had been broken into wedge like blocks (green and blue)
- Those blocks carry LVDS data from extension cables to the FPGA are the most dense and challenging to design
- The remaining schematics is nearly identical to the pre-production ROC and relatively easy to trace

22 Layer Board Stack-Up



126Y-267898 FVTX FABRICATION STACKUP



| 22 layers Class 2 | | | GND | | | POSSIBLE VIAS | 1808 (.018 P .008 H) 2010 (.020 P .010 H) |
|-------------------|---------------|----------|--------|--------|--|---------------|--|
| 1 | copper 3/8 OZ | 0.000525 | .008 h | | | 1 | SURFACE Pair Lyr 1 (4.5 w-5 sp) |
| | dielectric | 0.0025 | 1-3 | | | 2 | GND /PWR PLANE |
| 2 | copper 1/2 OZ | 0.0007 | 0.018 | | | 3 | Pair Lyr 2 (3.5 w-5 sp) |
| | dielectric | 0.004 | | | | 4 | PLANE |
| 3 | copper 3/8 OZ | 0.000525 | | .010 h | | 5 | Pair Lyr 3 (3.5 w-5 sp) |
| | dielectric | 0.0045 | | 1-22 | | 6 | PLANE |
| 4 | copper 1/2 OZ | 0.0007 | | .020 p | | 7 | Pair Lyr 4 (3.5 w-5 sp) |
| | dielectric | 0.004 | | | | 8 | PLANE |
| 5 | copper 3/8 OZ | 0.000525 | | | | 9 | Pair Lyr 5 (3.5 w-5 sp) |
| | dielectric | 0.0045 | | | | 10 | PLANE |
| 6 | copper 1/2 OZ | 0.0007 | | .008 h | | 11 | Pair Lyr 6 (3.5 w-5 sp) |
| | dielectric | 0.004 | | 1-9 | | 12 | GND /PWR PLANE |
| 7 | copper 3/8 OZ | 0.000525 | | .018 p | | 13 | Pair Lyr 7 (3.5 w-5 sp) |
| | dielectric | 0.0045 | | | | 14 | PLANE |
| 8 | copper 1/2 OZ | 0.0007 | | | | 15 | Pair Lyr 8 (3.5 w-5 sp) |
| | dielectric | 0.004 | | | | 16 | PLANE |
| 9 | copper 3/8 OZ | 0.000525 | | | | 17 | Pair Lyr 9 (3.5 w-5 sp) |
| | dielectric | 0.0045 | | | | 18 | PLANE |
| 10 | copper 1/2 OZ | 0.0007 | | | | 19 | Pair Lyr 10 (3.5 w-5 sp) |
| | dielectric | 0.004 | | | | 20 | PLANE |
| 11 | copper 3/8 OZ | 0.000525 | | .008 h | | 21 | PLANE |
| | dielectric | 0.0045 | | 11-22 | | 22 | SURFACE Pair Lyr 1 (4.5 w-5 sp) |
| 12 | copper 1/2 OZ | 0.0007 | | .018 p | | | |
| | dielectric | 0.004 | | | | | |
| 13 | copper 3/8 OZ | 0.000525 | | | | | |
| | dielectric | 0.0045 | | | | | |
| 14 | copper 1/2 OZ | 0.0007 | | | | | |
| | dielectric | 0.004 | | | | | |
| 15 | copper 3/8 OZ | 0.000525 | | | | | |
| | dielectric | 0.0045 | | | | | |
| 16 | copper 1/2 OZ | 0.0007 | | .006 h | | | |
| | dielectric | 0.004 | | 16-22 | | | |
| 17 | copper 3/8 OZ | 0.000525 | | .014 p | | | |
| | dielectric | 0.0045 | | | | | |
| 18 | copper 1/2 OZ | 0.0007 | | | | | |
| | dielectric | 0.004 | | | | | |
| 19 | copper 3/8 OZ | 0.000525 | | | | | |
| | dielectric | 0.0045 | | | | | |
| 20 | copper 1/2 OZ | 0.0007 | | | | | |
| | dielectric | 0.004 | | | | | |
| 21 | copper 1/2 OZ | 0.0007 | | | | | |
| | dielectric | 0.0025 | | | | | |
| 22 | copper 3/8 OZ | 0.000525 | | | | | |

0.0032 ***FINISH COPPER FOR LAYERS 9 & 16 (.0016 EACH)

0.0038 ***FINISH COPPER FOR LAYERS 1 & 22

req
for
1/2 mm
pitch
bga
on





Sergey Butsyk DOE FVTX review 2010




THE UNIVERSITY of
NEW MEXICO



Manually Routed Section



Stitching Circuit Simulation





- Transmission line based on ROC board stack-up architecture
- 200 MHz Clock
- Used MAX9169 LVDS driver model
- 3.5 mil lines, 5 mil spacing on internal layers




Date: Tuesday Nov 9, 2010 Time: 15:23:49
Cursor 1: Voltage = 1.1024V, Time = 2.0747ns



Wedge Testing



- 5 existing pre-production ROCs had been used extensively for testing assembled wedges
- Various Interface boards had been developed to transfer signals from small, large HDI as well as from small Extension Cable to pre-production ROC



Big Wheel ROC Testing




Full scale FVTX mockup



Built by Hubert van Hecke


- ROC Board functionality is going to be tested with a reference wedge (large and small) plugged into each available slot
- The boards that have passed those tests are going to be installed into big wheel area and a station will be connected to the ROCs one by one

4. Main Conclusions



- ROC board design is finalized and is going to be submitted for manufacturing by the end of this month
- Testing of assembled wedges successfully accomplished by using pre-production ROC and varieties of interface boards
- Big Wheel assembly should be done with tested and approved ROC boards and the full assembly should be done station by station in the assembly area

Summary and Outlook



- Pre-production FEM and FEM_IB fully tested
- FEM_IB has been submitted for production
- FEM 1st article had been received and is being tested. No problems discovered so far
- ROC production board design is finished, expect to receive 1st article by the end of 2010 and submit full production batch at the beginning of 2011
- All the long lead time components for the boards had been purchased
- Software development for the Slow Control of multiple wedges has been developed
- Expect test of the readout of the full chain in PHENIX environment (with PHENIX GTM and DCM II) by the end of 2010

Snapshot of 2010 Results

