
DAQ & Electronics for the CW Beam at Jefferson Lab

Benjamin Raydo

**EIC Collaboration @ Stony Brook
January 10-12, 2010**

Goals for EIC Trigger

High Event and Data Rates

- Trigger must be able to handle high luminosities (and hadron multiplicities)
 - 10^{32} - 10^{33} for eRHIC and 10^{34} - 10^{35} for EIC@JLab (ELIC)
- Trigger rate depends on e-p interaction rate ($\mathcal{L}\sigma$), not bunch crossing frequency
 - events will be read out when trigger occurs
 - as in CLAS, the time reference is provided by tracking the electron (stable $\beta=1$ particle)

Other Requirements

- High efficiency for rare triggers and low electron energies
- Minimum-bias trigger with limited (if any) prescale for low- Q^2 events
- Random background suppression at L1 trigger (track vertex reconstruction, etc)

Rate estimates

- H1/ZEUS at 5×10^{31} : < 1000 Hz @ level-1, 10 Hz @ level-3 to tape
- CLAS12 at 10^{35} : 10 kHz @ level-1 to tape (mostly π^- due to low Cerenkov thresholds)
- EIC at a few $\times 10^{34}$ (estimated): ~100 kHz @ level-1

Implementation can be based on JLab 12 GeV trigger experience


- High-rate capability (200 kHz) from GlueX hadron trigger
- Advanced algorithms from CLAS12 trigger


CW Trigger Talk Overview

1. JLab CW Accelerator Facility
2. Pipelined Trigger Overview
3. Pipelined front-ends: Flash ADC
4. Forming Triggers
5. Some Trigger Implementations at JLab


1.0 JLab CW Accelerator Background

CEBAF

- Two recirculating Linacs operating at 1497MHz
- Three beams produced at the injector with 120 degrees of phase separation
- Beams delivered to three experimental halls at 499MHz
- Continuous Wave (CW) bunches at $\sim 2\text{ns}$ on fixed targets \longrightarrow 




2.0 Pipelined DAQ & Trigger Architecture




- All channels are continuously sampled and stored in a short term circular memory
- Channels participating in trigger send samples to trigger logic. When trigger condition is satisfied, a small region of memory is copied from the circular memory and processed to extract critical pulse details such as timing & energy. **This essentially makes the event size independent of ADC sampling rate, depth, and number of processed points.**

3.0 Traditional Method of Signal Capture




- Requires multiple modules to acquire time and/or charge
- Detector signals must be delayed to allow trigger decision time to form gate
- Very limited trigger logic resolution or very complex/expensive to build
- Gated readout modules typically have large conversion times, creating dead-time

3.1 Modern Method of Signal Capture



- Sampling Flash ADC stores digitized signal in large memory with trigger decision made
- Trigger input copies a window of the pipeline and extract pulse charge and time for readout
- Trigger output path contains detailed information useful for cluster finding, energy sum, etc.
- **Hardware algorithms provide a huge data reduction by reporting only time & energy estimates for readout instead of raw samples**

3.2 Pipelined DAQ & Trigger Architecture



For example, the Hall D GlueX Experiment we can calculate the following:

125Msps 12bit ADC: ~13,000 channels => $13,000 * 125,000,000 * 12 / 8 = 2.4375$ TB/sec

250Msps 12bit ADC: ~6,000 channels => $6,000 * 250,000,000 * 12 / 8 = 2.25$ TB/sec

A total of ~5 TB/sec directly from detector. However:

Expected trigger rate is <200kHz, Occupancy ~6%, HitChannelEventSize ~18bytes, L3Rejection ~10

Readout total of ~3GBytes/sec. Farm rejection factor 10 => ~300MBytes/sec to disk.

3.3 Example: JLab Pipelined Flash ADC

- 16 Channel 12bit, 250MSPs Flash ADC
- 8 μ s raw sample pipeline, >300kHz sustained trigger rate (bursts @ ~15MHz)
- Post-processing in customizable firmware to extract time, charge, and other parameters minimizing event size
- Module supports 2eSST VME transfers at 200MB/s transfer rate
- Large event block sizes (>100) to minimize CPU interrupt handling
- VXS P0/J0 outputs 5Gbps L1 data stream (hit patterns, energy sum, pulses)
- Used in existing 6GeV program:


Hall A BigBite & Moller Polarimeter



3.4 FADC Sampling – Charge Accuracy

Hall D FCAL PMT: FEU 84-3

- 10,000 Random height pulses 10-90% full scale of ADC range simulated
- Sampling frequency makes little difference beyond 250MHz at 12bit, providing ~0.1% charge resolution
- **PMT pulse shape dominates sample frequency and bit depth of ADC**




250MHz @
12bit

From: GlueX Doc# 425-v1

3.5 FADC Sampling – Timing Accuracy

Hall D FCAL PMT: FEU 84-3

- Timing algorithm developed & tested by Indiana University for the Hall D forward calorimeter.
- Implemented on the JLab FADC250 hardware achieving $<300\text{ps}$ timing resolution on 50% pulse crossing time with varied signal heights.
- Resolution allow reliable information to link calorimeter with tagged electron bunch.



Typical timing resolution achieved $\sim 1/10$ the sample rate. The PMT shape will drive the ADC sample rate & depth requirements.

From: GlueX Doc# 1258-v1

4.0 Forming Triggers

Rate = $\mathcal{L} \times \sigma \sim 100\text{kHz}$ for EIC

- Bunch crossing rate of 1.5GHz and Interaction rate of $\sim 100\text{kHz}$ we get an **e-p interaction of interest every $\sim 10^4$ bunch crossings**
- A trigger occurs when trigger condition is satisfied, which is computed asynchronously with bunch crossing
- As in CLAS, the time reference is provided by tracking the electron (stable $\beta=1$ particle)

Hardware Triggering Options

Background suppression achieved by using advanced trigger algorithms:

- Calorimeter cluster finding (sliding window, cluster size & energy)
- Track reconstruction (Shift/sum methods, Hough transform, vertex finding)
- Geometrical matching between detectors

JLab is experienced and planning these types of trigger designs for existing experiments (6GeV and 12GeV trigger designs)

5.0 JLab Trigger Designs

Existing 6GeV CLAS Trigger


- 5.1 CLAS detector overview
- 5.2 CLAS global trigger design
- 5.3 Inner Calorimeter cluster finding

12GeV Pipelined Trigger Designs


- 5.4 12GeV Pipelined Trigger
- 5.5 GlueX Trigger
- 5.6 CLAS12 Trigger
- 5.7 CLAS12 Cluster Finding
- 5.8 Prototyped System

5.1 Existing CLAS Detector & Trigger

- Photon & Electron Experiments with polarized targets, polarized beam
- High Luminosities a few $\times 10^{34} \text{cm}^{-2} \text{s}^{-1}$:
- DAQ L1 event rate designed to $\sim 10 \text{KHz}$
- FPGA based Level 1 Hardware
 - Pipeline design, Dead-timeless, (5ns pipeline clock)
 - Low latency ($\sim 150 \text{ns}$)
- Fast Level 1 for ADC Gate, TDC Start
 - TOF, Cerenkov, Electromagnetic Calorimeter
 - Pattern recognition programming
 - Sector based logic for L1 trigger 'equations'
 - Cluster finding for Inner Calorimeter
- Up to 32 Front End ROCs
 - Fastbus, VME, [TDC; ADC; Scalers]



5.2 Existing CLAS Trigger




- Fast L1 trigger design for CLAS
- Sector based triggers combined with central detector information
- Very fast cluster finding trigger for Inner Calorimeter (IC)

5.3 IC Cluster Finding Trigger


424 Tower PbWO₄ Calorimeter & 56 Channel Hodoscope

- FPGA based trigger finds all clusters with calorimeter by considering all possible views with a 3x3 “sliding” window
- Cluster decisions can optionally be geometrically matched with hodoscope
- Decision time ~85ns, 66MHz pipeline
- Trigger module has a parallel diagnostic trigger that allows arbitrary triggers to be setup for algorithm/channel/timing verification (does not interfere with data taking)




5.4 12GeV JLab Pipelined Trigger Design


- Designed for experiments at CLAS12 & GlueX
- 125/250MHz Flash ADC based front-ends
- **>300kHz Trigger rate capable**
- High speed L1 trigger system (heavily based on high speed serial links & large FPGA processing)




5.5 Hall D – GlueX Detector



- Photon beam experiment
- Channel count: ~22,000
- Luminosity: $10^8 \gamma/s$
- L1 Acceptance: <200kHz
- Main L1 Trigger Algorithms:
 - Energy sums
 - Hit multiplicities
 - Low energy pulse suppression
- Suppress 360kHz hadronic & 200MHz EM Background



5.6 CLAS12 Trigger Design



- **Channel count:** ~40,000
- **Luminosity:** $\sim 10^{34} \text{cm}^{-2}\text{s}^{-1}$
- **L1 Acceptance:** $< 20 \text{kHz}$
- **Main Trigger Algorithms:**


EC Cluster Finding
DC Road Finding
Geometric Matching Clusters & Tracks

Advanced trigger supports:


- Reliable electron identification
- Multi-particle events

5.7 Ex: Forward Calorimeter Cluster Finding

Calorimeter cluster reconstruction (1 sector shown):





Calorimeter construction:



Burkert/CLASelc/HC 2/1/92

- Cluster reconstruction will be formed in L1 trigger level and matched with drift chamber tracks for each sector.

5.8 2 Fully Prototyped Front-End Crates




*SSP function embedded inside 2nd

In Conclusion...

- EIC Triggering will need modern trigger system & DAQ to support high trigger rates and suppress background events
- JLab 6GeV experience and 12GeV developments address many of the issues surrounding high speed trigger development & advanced trigger support
- At JLab we've had no problem with 500MHz bunch crossing beam for existing experiments and see no reason why 1.5GHz will be different since the **trigger rate does not depend on the bunch crossing rate**

5.6 GlueX Example L1 Trigger


**BCAL & FCAL <30MeV Channel
Suppression (done at FADC250):**




GTP Trigger Equation:

$$\sum_t^{t+100ns} ST_{hits} > 0 \ \&\& \ \sum_t^{t+100ns} BCAL_{energy} + 4 * FCAL_{energy} > 2\text{GeV}$$

Resulting L1 Acceptance Spectrum:



CLAS12 Trigger System Timing




-The drift chambers will also be part of L1 trigger system.

- Large trigger decision time allows for DC charge accumulation and advanced trigger logic.

GlueX Level 1 Timing

2.3 μ s measured latency



660ns estimated latency remaining



2.3 μ s (measured) + 660ns (estimated) < 3 μ s!


- Fiber Optic Link
- Copper Ribbon Cable
- VXS Backplane

IC & Hodoscope Trigger Logic



Event Trigger

- A trigger condition will create a signal sent to all front-end modules to “readout” the event
- Timing resolution of event is resolved using high resolution TDCs and timing information received from ADC modules
- Triggered window/integration gate widths are much larger than the bunch crossing time, so event data corresponds to multiple bunch crossings. Real event bunch crossing is easily distinguishable because of high resolution timing information
- CW beam creates random background which can be used to correct real event statistics




Global Trigger Logic

The screenshot displays the Global Trigger Logic configuration software. The interface includes a sidebar on the left with various input controls (ECinE1, ECtotE1, CC1, TOF1, ECinP1, ECtotP1, ECinE1, ECtotE1, CC1) and their respective delay and scaler settings. The main configuration area is titled 'Global Trigger Logic' and shows a 'Server: clastrig2' connection. It features several LUT (Look-Up Table) configurations: ECP LUT(12:1) FILE, ECE LUT(12:1) FILE, and ECC LUT(6:1) FILE, each with a 'Scaler = 0' and 'Rate = 0.000Hz' setting. A 'TRIG LUT(12:1) FILE:' is also visible. The interface includes a 'Scaler Sample Period: 10s' slider and buttons for 'Save Settings', 'Connect', 'Load Settings', and 'Disconnect'. The right side of the interface shows a waveform display with green traces on a black background.


GlueX Trigger Subsystems

Global Trigger Crate:

Subsystem Energy Sum & Hit Pattern (10Gbps to GTP)



- Sub-System-Processor (SSP) consolidates multiple crate subsystems & report final subsystem quantity to Global-Trigger-Processor (GTP)
- 32bit quantity every 4ns



JLab Trigger Requirements

- Minimal dead-time with random trigger rate:
 - ~10-20kHz Hall B CLAS/CLAS12
 - ~200kHz Hall D GlueX
- Trigger “continuously” evaluates detector against trigger criteria:
 - every 4ns for 12GeV upgraded system
 - every 5-15ns for current system
- Trigger hardware clock assumed to be asynchronous to bunch crossing/RF clock
- Trigger path has a fixed latency, though jitters with respect to the physics event \sim trigger clock

5.2 Existing CLAS Trigger

